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A B ST R A C T
In recent years, high frequency MMICs have witnessed rapid development in terms of 
miniaturization, higher powers and increasing functionality, whilst the cost per unit 
has been simultaneously reduced. Cost-wise, modem packages have been unable to 
follow the same trend as the reduction seen in semiconductor costs and in some cases 
the package cost has even become a significant part of the overall module cost.
Historically, the diverse range of MMIC applications has always demanded 
electrically transparent packages to house the on-chip circuits and isolate them from 
the hostile ambient environment. The other vital role for MMIC packages is to 
provide good thermal dissipation for the circuits they contain. Thermal issues 
associated with most packages have led to the invention of different kinds of thermal 
pastes and strips to help dissipate the excessive heat generated by active devices. 
However, the thermal design of the package itself remains the basic foundation for a 
package with good thermal behaviour.
To evaluate the performance of high frequency semiconductor packaging a number of 
different electrical and thermal measurement setups have been developed. Passive 
electrical measurements are the most common and easiest measurements to perform 
as the package is tested without an active device inside. Active measurements involve 
measuring the package with an active device inside and can become problematic, 
especially when characterizing high power transistors with low output impedances, 
such as Si LDMOS transistors with output powers in excess of 30 Watts.
This thesis deals with three main issues central to the problems encountered in 
modem high frequency MMIC packaging. Firstly, the development of new low-power 
low cost packages utilising cutting edge materials such as liquid crystal polymer 
(LCP) to compete with the traditional ceramic substrate packages. Secondly, the 
development of new high power laminate based packages optimised for electrical and 
thermal characteristics. Finally, the development of passive and active measurement 
systems used to characterize the developed packages. The active measurement system 
is based on the load-pull concept to measure and characterise high power packaged 
transistors. This system is also capable of measuring the waveforms at the device 
reference plane, which enables the optimised design of Power Amplifiers (PAs).
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C hapter I  -  INTRODUCTION Z. A b o u sh
C h a p t e r  1 
In t r o d u c t io n
Semiconductor technologies have undergone rapid development over recent decades, 
and the electronic packaging industry in particular has faced many challenges due to 
ever increasing device performance, levels of device integration and reductions in 
physical size. The problems lay in the fact that while semiconductor devices are 
getting smaller, their functionality is increasing significantly. Operational speed is 
also increasing rapidly due to the ever-increasing demand for bandwidth, resulting in 
ever-increasing electrical performance requirements which implied higher levels of 
power consumption. From the packaging perspective, the smaller the package; the 
less heat it can dissipate. Also the smaller size of for example signal tracks, results in 
increased losses which scale with increasing frequency. Stacked-dies in system-in- 
package (SiP) modules and stacked package-on-package (PoP) technologies are also 
placing an additional burden on the overall package performance due to the need for 
vertical expansion which requires a significant amount of routing and interconnect 
optimisation. As a result, good quality RF substrate materials and small and efficient 
interconnect geometries are under continuous demand to fulfil current and future 
semiconductor packaging requirements. The improvement in semiconductor device 
performance and cost has been a facilitating factor in a huge range of technological 
advances. Numerous applications have been made possible largely due to the 
availability of cheap, reliable and high performance electronic circuits. Perhaps the 
most important of these applications has been radio frequency communication.
In a typical RF device package, multiple dies can be used in order to realise a 
complete solution (module). These packages must fulfil the requirements for small 
size, high power, multi-functional, broadband, and most importantly low cost RF 
devices and modules.
Although the semiconductor dies can be placed directly into the PCB board for 
example in mobile phone, this option is very limited for a number of reasons. The first 
reason is that high-technology vendors cannot make much profit from unpackaged 
devices. The other important factors are manufacturability and reliability. On the 
manufacturing side, high-end applications companies (e.g. mobile phone
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manufacturers) do not normally prefer to bring all the manufacturing processes in- 
house since it makes mass-production very expensive and the manufacturing lead 
times can become significant.
From a reliability point of view, the PCB board, by nature is a good moisture absorber 
and is also easily bent. Therefore, if  the PCB board is dropped or is exposed to 
frequent mechanical shock, this can cause the die to detach from the board.
The other factor is that mounting the die directly will limit its suitability to different 
vendors who deal with end applications due to the inability to perform routing for 
different customer PCB boards. In reality, PCB boards are multilayer and, for 
complex circuits like Bluetooth and WLAN modules where the simplest die has 
around 80 to 90 Input / Output (I/O) pins, these pins have to be routed to make contact 
with different layers, which can only be done using packages.
The basic requirements for any package are to physically protect and provide a near 
electrically transparent housing for the MMIC inside. The ideal package should pass 
the electrical signal with minimum degradation while perfectly dissipating any heat 
generated by the semiconductor; all this to be achieved at a fraction of the cost of the 
MMIC inside. Therefore, much research has gone into creating packaging solutions 
that fulfil stringent demands on electrical, thermal, protective and financial 
performances.
Unfortunately, the financial cost of the best performing ceramic RF package 
technology is prohibitive for many commercial applications. While ceramic based 
packages have been shown to offer the best performance [1, 2] for RF and millimetre 
wave MMIC packaging, the cost of these packages is becoming a significant part of 
the overall RF module cost, and in some cases even exceeding the price of the MMIC 
itself. Therefore, many solutions have been introduced in the past which sacrifice 
performance in order to cut the package cost. An example of this trend has been the 
popularity of molded plastic packages.
More advanced technologies such as Ball Grid Array (BGA) and the Wafer Level 
Chip Scale packaging (WLCSP) can provide a compact environment for the MMIC 
while achieving good electrical performance. Unfortunately, these kinds of packages 
are more prone to thermal issues.
Other technologies introduced in recent years include the laminate based surface 
mount packages. Laminates (Fig. 1) usually have copper on both sides, providing 
flexibility in manufacturing since patterns can be created on both sides at once which
2
Chapter I -  INTRODUCTION Z. ABOUSH
also make it suitable for multilayer package substrate as well as different package 
sizes can be realized. Laminate packages are fabricated using standard, well 
established PCB manufacturing technologies. These processes have been optimised 
for cost which means that manufacturing costs of such packages is very low. In 
addition, the laminate itself is relatively low-cost.
These laminate based surface mount packages require wire bonding to connect to the 
MMIC and are also slightly bigger than the BGA and WLCSP equivalents. Their 
advantages lie in competitive electrical performance compared to ceramic solutions, 
and their significantly lower cost. This technology holds great promise to replace the 
high performance ceramic packages, especially with the emergence of the new 
crystalline filled polymers or so called Liquid Crystal Polymer or LCP (Fig. l.b) 
which have dual properties of low electrical loss and associated cost that is 
significantly less than ceramic. Indeed, with the existence of different laminate 
materials to suite different power levels, the laminate based packaging technology has 
recently been extended to include high-power (>30W) RF transistors [3].
(a) (b)
Fig. 1 Laminate substrates - a) Standard high frequency laminate and b) Liquid crystal 
polymer (LCP) laminate.
Another interesting feature associated with laminate is the ability to embed passive 
circuits on the same package substrate (laminate) which can replace some of the 
external passive components attached to the packaged device. This technology is 
known as Integrated (embedded) Passive Devices (IPD) and can offer cost reduction 
and module size reduction through the elimination of the external passive 
components.
One challenging future packaging technology that is yet to emerge is stacked wafer 
chip scale package (CSP) packages which includes massive routing on each silicon 
layer. The in-silicon via is probably one of the most critical passive components for
3
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future packaging and routing technologies (the smaller and more numerous the vias, 
the more useful the package; this comes at a cost of increased loss and cost however). 
This new technology will increase the challenge faced by RF package engineers in 
maintaining a clean, transparent path for RF and high-speed digital signals alike.
When the die pads become high in number, the on-die routing can become extremely 
difficult, therefore a routing PCB layer (package substrate) can become necessary 
which represents the package itself. This kind of architecture will possibly to be used 
and expanded in the foreseeable future where one package is mounted onto another, 
with the routing being performed on the package level as well as the silicon level.
1.1 Package Design Objectives and Limitations
The packaging objective is not only to protect the die from the external environment, 
but also to provide an electrical connection to the external world and a thermal path to 
dissipate the heat introduced by the device. In fact, packaging can be a critical factor 
in achieving high performance whilst meeting the cost objectives in many 
microelectronics and computer systems [4]. Essentially, an RF package must provide:
1. Connections to the mounted dies for power (DC) and signal (RF) lines.
2. An electrically and thermally conductive base to attach the active die and any 
associated components. However in technologies such as flip-chip, where the 
die is ‘flipped’ over, a heat sink can be attached to the package top surface to 
dissipate the excessive heat.
3. A structure to protect and maintain the integrity of connections and the die, 
whilst providing a platform for handling, external markings and identification; 
this is basically the package cap or lid.
For the first point the ultimate goal is to design a package with an all-pass filter with a 
frequency response similar to that of a transmission line. This is a challenging task 
since the package normally contains components other than transmission lines, such 
as vias and launching points, where changes in impedance environments exist, 
requiring careful matching design. The bonding wires themselves will also affect the 
RF signal and therefore wire bonding compensation circuitry becomes necessary.
For the second point, the package base serves two functions: the first is to provide a 
good electrical contact to ground with minimum ground inductance (which adds to the 
transistor’s source inductance), and secondly to provide a good thermal path to 
dissipate the heat associated with the device. Combining these two objectives into one
4
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is quite difficult. However, with the emergence of special electrically and thermally 
conductive pastes, and by using bare copper as a package base, this objective can be 
met to some extent.
The third and final point is the package cap which can be realised either by using a 
metal lid or plastic lid. The metal lid can cause significant side effects since it can 
trigger cavity resonance effects leading to device oscillation and instability. However, 
both metal and plastic lids can change the package RF performance since they provide 
an RF path for interactions between the package components. As a result, the package 
lid has to be taken into account during the design process.
1.2 Thesis Objectives
The objectives of this work were to investigate the use of low cost laminates that 
exhibit very low electrical losses and excellent thermal properties in the design and 
realisation of two kinds of package. The first objective is to design a DC to 50 GHz 
broadband low power surface mount package utilising liquid crystal polymer (LCP) 
laminate as an alternative cost effective technology, with properties similar to those of 
ceramic equivalents. For this design, micro-via technology will be used as a form of 
transition between metallization layers. Micro-vias are attractive due to their small 
physical size and the flexibility in controlling their geometries. This kind of via helps 
with package miniaturisation as well as allowing hermeticity
The second objective is to design a laminate based, high-power package suitable for 
high-power transistors, especially the popular LDMOS devices with power rating 
exceeding 30 Watts of CW power. In this application, the laminate based package 
process provides a significant cost reduction compared to corresponding ceramic 
based packages.
In order to develop these high-power packages, it was necessary to conceive and 
develop a new measurement system capable of characterising high-power devices 
(>30 Watt CW).
1.3 Thesis Structure
This thesis is divided into two main parts; low-power package design and 
characterization (Chapters 2 and 3), and the high-power package design and 
characterization (Chapters 4 and 5).
5
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Chapter 2 presents a thorough literature survey, summarising the available low power 
packaging technologies, their applications and their measurement techniques. The 
measurement system used to characterise the packages presented in this thesis, 
including low power packages is discussed in detail. Different measurement setups 
are explained along with their associated calibration procedures, including multi-tier 
calibration approaches.
Moving forward to Chapter 3, the package design evolution is presented, starting with 
a basic package used at the beginning of this work, provided by Labtech Ltd, and then 
going through multiple iterations of analysis and package optimisation in order to 
achieve a logical and coherent method for designing broadband, high frequency, low- 
loss packages. Package modelling has been tackled and is used as a design aid to 
design new LCP packages with the ultimate package being mounted onto a PCB 
board. All packages presented in this chapter are measured using the measurement 
system discussed in Chapter 2.
Thermal analysis is also presented for the ultimate mounted LCP package in order to 
determine the maximum device power rating that can be accommodated inside these 
packages.
Chapter 4 deals with the high-power packages and their characterization techniques. 
Here, a literature search on high-power packages is presented which includes the 
ceramic and over-molded plastic packages. Also a review of the available 
measurement techniques, specifically passive and active load-pull measurement 
systems and their suitability for characterising high-power packages is presented. 
High-power, time-domain active harmonic load-pull measurement systems, their 
limitations and the problems associated with measuring high-power, low-impedance 
devices are discussed. Specifically, the need for increased load-pull power levels and 
the problems of very-high VSWR associated with increased load-pull power are 
presented in great detail.
In this chapter, a new time domain, active harmonic load-pull measurement system is 
described. The new system utilises broadband impedance transformers to solve the 
problems associated with active load-pull measurement systems when characterising 
packaged high-power, low impedance devices.
Also in this chapter, the system characteristic impedance mismatch associated with 
the high-power active load-pull measurement systems is studied and analysed. This 
impedance mismatch problem exploited in order to design a new, powerful hybrid
6
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load-pull measurement system which is capable of characterising high-power, low 
impedance devices with a minimum amount of load-pull power.
The measurement system calibration techniques are also described in detail and the 
measurement system has been verified by measuring a 100 Watt LDMOS device 
which confirmed the validity of the analysis presented in this chapter.
In Chapter 5, a high-power package suitable for high power devices (e.g. 30 Watt 
LDMOS device) has been designed, the electrical and thermal design analysis are 
presented in full. The package was manufactured and verified with a 30 Watt Philips 
LDMOS device. The packaged device was then characterised using the newly 
developed measurement system described in Chapter 4 of this thesis and compared to 
similar device in a standard commercially available package.
Finally, conclusions and future work are presented in Chapter 7.
7
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C h a p t e r  2 
L o w -P o w e r  L o w  C o st  P a c k a g e s  
C h a r a c t e r iz a t io n  a n d  E v a l u a t io n
In this chapter, a thorough literature survey summarising the available low power 
packaging technologies, future trends and measurement techniques will be presented. 
Additionally, detailed discussions are presented for a passive measurement system 
used to measure the low power packages introduced in this thesis along with the 
calibration procedures to allow parameters to be measured at the package plane for the 
various package structures.
2.1 Low-Power Package Literature Survey
Low power packages have gone through a long development process and although it 
has been slow compared to semiconductor research, the advances have been 
significant and the costs have been significantly reduced. The basic requirements for 
any package are to physically protect and provide a near electrically transparent 
housing for the MMIC inside. The ideal package should pass the electrical signal with 
minimum degradation while perfectly dissipating any heat generated by the 
semiconductor. However this ideal is not the case for the current packaging 
technologies, where the package usually degrades the electrical signal to some extent 
and the package is usually unable to fully dissipate the heat associated with the MMIC 
inside. This causes the package temperature to increase which in turn leads to 
mechanical problems; namely package expansion when hot and contraction when 
cold. The hot-cold cycle will gradually degrade the package mechanical stability and 
reliability. Choosing proper package materials with comparable thermal coefficients 
will minimize this effect, although it is not practicably feasible, because there is no 
such dielectric with a similar coefficient of thermal expansion (CTE) to Silicon and 
Copper. Ultimately the package has to be optimized for heat dissipation design which 
can also minimize the above effects while maintaining low manufacturing cost rather 
than using expensive materials.
Combining a high performance dielectric with a good thermal design will give the 
opportunity to come up with a high performance package at a fairly reduced cost.
9
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In this work liquid crystal polymer (LCP) material, which represents the cutting edge 
technology in high frequency dielectric materials, has been used as the material of 
choice in which to design and fabricate high performance low power packages 
delivering low cost solutions. Good thermal management in the designed package 
may insure optimum electrical and thermal performance at reduced substrate and 
manufacturing cost.
2.2 P ack ag in g  T echno log ies
Due to the diversity of semiconductor applications, a wide range of packages have 
been developed to accommodate different MMICs. Irrespective of the package shape, 
there are recognisable packaging architectures and topologies which can be 
summarised into the following main categories:
Plastic RFIC Packages: Plastic package technology (Fig. 2.1) has been the 
workhorse of the integrated circuit industry for many years, and this will continue for 
the foreseeable future [1]. The major advantages of these kinds of packages are the 
cost, since they are extremely cheap with relatively high performance. Two major 
kinds of plastic package are available; these are the Lead-frame packages (Fig. 2.l.a) 
and Quad Flat no-Lead packages (Fig. 2.l.b).
(a) (b)
Fig. 2.1 Plastic packages (a) Lead frame, (b) Quad Flat no-Lead (QFN) packages 
The main disadvantage with the Lead-frame packages is that they have limited 
number of pin counts in addition their RF frequency handling is limited to few GHz, 
which is mainly due to the inductance rise associated with the lead frame at increasing 
frequencies. One of the solutions aimed at increasing the bandwidth of this kind of 
package up to 10 GHz, is to modify the lead frame to maintain 50 Ohm impedance 
environment[2]. This approach holds great promise for increasing the performance of 
such RF packages at higher microwave frequencies.
However, quadrature flat-no-lead (QFN) packages are even cheaper and their pin 
counts[3] are higher than the lead-frame packages although it is still low compared to
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flip-chip or BGA packages discussed below. Again, the RF performance of these 
packages is quite limited.
Flip-Chip Technology: In this technology the die pads are bumped with solder balls 
and the whole die is flipped over a double sided (multi-layer) substrate usually made 
of FR4 or similar cheap material (Fig. 2.2). The routing can be made on both substrate 
metallization layers with the solder bumps being attached to the substrate bottom side. 
The key advantage of flip chip technology is size, flip chip packages do not require 
peripheral space for the wire bonds thus, they can be made smaller than wire bond 
packages with a similar I/O count. For dies with a high I/O count, flip chip technology 
offers large space savings since the I/O can be arranged in an array on both the die 
and the substrate. At the substrate level, routings can be directed through multiple 
internal layers [4]. The short signal paths associated with the flip chip technology 
provide low inductance, resistance and capacitance, resulting in faster signal 
propagation and better high frequency performance.
Underfill
Multi-layer
Substrate
Solder
Ball
Fig. 2.2 Flip chip package example 
The major disadvantage of this technology is the poor heat dissipation. Since the die is 
flipped over when attached to the mounting substrate, the back of the die is left 
unattached to any good heat dissipation path. This also applies on the coefficient of 
thermal expansion (CTE) mismatch between the silicon and organic PCB leading to 
cracking of the solder bumps.
Different thermal dissipation techniques have been introduced to enhance this kind of 
package’s thermal properties, [5] including leaving an air cavity between the die and 
the lid (instead of direct lid-die contact) to aid heat dissipation as well as introducing a 
special metal heat spreader onto the top of the package. Determining an optimum 
metal thickness for the heat spreader can improve the thermal management at the 
package level; hence the die junction temperature can be maintained at a minimum 
level. An added attraction is that the heat spreader also acts as an environmental 
protection to the die [5].
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The other limiting factor associated with this technology is the cost, which is roughly 
2-3 times that of an equivalent wire bond attachment on a per-pin basis [1].
Wafer Level Chip Scale Packages (WLCSP): This package (Fig. 2.3) is an extension 
of the flip chip technology [6, 7] in the essence that the routing being performed on 
the die itself (no substrate is required) with the advantages of real die size packaging, 
high electrical performance and low manufacturing cost.
This kind of package architecture supports a high level of integration and multi-layer 
capability using a technology called stacked package-chip size package (SP-CSP) [8], 
where multiple dies are routed and stacked on top of each other to form a multilayer 
die structure.
Fig. 2.3 Wafer level chip scale package layout (WLCSP)
Despite these advantages, WLCSP technology is still not fully accepted since the 
mechanical reliability of a large die cannot be guaranteed. The main drawback of this 
technology is that it doesn’t scale well with increasing die power and increasing 
temperature due to the mismatch in the thermal expansion coefficients between the 
silicon chip and the metallization and associated solder bumps (made of 95% tin) 
which reduce the package reliability. From the electrical point of view, an RF die 
should contain some RF circuitry and on-chip passive component(s) (e.g. inductors 
and de-coupling capacitors). Unfortunately since the routing in this technology is 
done on the silicon die after applying a thin layer of polymer on top of it therefore no 
routing is preferred on top of the critical RF chip components which will limit the 
routing area and the total number of balls.
With the mechanical issue, several researchers [9-11] have dealt with the issue of 
optimizing the solder bump shape and height (profile) to increase the package 
reliability against temperature cycles, including the incorporation of an underfill 
material to enhance the package’s mechanical stability.
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Ball Grid Array (BGA): This technology is similar to the Flip-chip technology in the 
essence that the die is mounted onto a substrate but here the die isn’t flipped but 
mounted on its back onto the package substrate, the die pads are then connected to the 
package substrate through bonding wires from which the traces can be routed on the 
substrate top and bottom metallization layers and connected to the balls on the 
substrate bottom layer; BGA package examples are shown in Fig. 2.4.a below,
(a) (b)
Fig. 2.4 BGA package (a) finished package, (b) Stacked chips in stacked package-on-
package(PoP) [12]
This technology allows multiple packages with multiple dies to be stacked on top of 
each other and bonded to the package substrate as shown in Fig. 2.4.b. In this example 
two BGA packages are stacked on top of each other in a technology called Package- 
on-Package (PoP). However there is a limit on the number of dies and packages which 
can be stacked on top of each other, this is because every time a die is attached the 
whole package has to be baked. Therefore there is maximum number of times the 
silicon can be exposed to heat (baked) without damaging its circuitry (usually this is 
specified by the silicon manufacturer).
The major disadvantage associated with this technology is the package poor ability to 
dissipate heat therefore thermal vias and centre thermal balls have to be used to 
provide sufficient thermal escape path. The manufacturing cost of BGA package is 
more than WLCSP and the plastic packages. However the assembly cost of BGA 
package is much less than the WLCSP which bring the cost of BGA solution well 
below the WLCSP solution.
Low Temperature Co-fired Ceramic (LTCC) Packages: This technology was 
originally developed for military applications where high performance and reliability 
are of the uppermost importance. The technology has subsequently established itself 
in a variety of commercial applications. LTCC layers are built up on individual layers 
of flexible ceramic tape which are pressed together and fired at 900°C, resulting in a
13
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multi-layered ceramic structure which exhibits relatively low loss and shrinkage [1]. 
The other ceramic substrate types are made of Alumina which, thanks to its crystalline 
structure, can also provide a very low loss substrate suitable for use in RF and 
millimeter wave applications.
Top view Bottom view Cross section
Fig. 2.5 Alumina ceramic package example 
Several surface mount type packages (Fig. 2.5) have demonstrated very good 
electrical performance up to 50 GHz [13, 14]. However, thermal dissipation is a key 
challenge facing this kind of package which has always attempted to treat the problem 
at the package design level rather than optimizing the materials themselves [13]. 
Unfortunately, the cost for these packages is rather expensive due to the fact that the 
ceramic material and its manufacturing process is expensive and also the package 
tooling can be expensive since these substrates are brittle and therefore it is difficult to 
shape and saw. However when the package performance cannot be compromised, 
then this package is currently the best solution.
Laminate Based SMT/D Packages: Laminate based surface mount technology (SMT) 
packages (Fig. 2.6), or sometimes so called surface mount devices (SMD), is a new 
technology which targets the package cost issue by replacing the costly ceramic 
substrate with normal high frequency substrates (e.g. glass reinforced ceramic 
laminate).
Due to its flexibility when integrating it with other electronic components this kind of 
package has found its way into a number of current applications, such as mixers [15], 
millimeter-wave transceiver module [16], low noise amplifiers [17] and other MMIC 
applications [18, 19].
Although the cost of these packages is low compared to a corresponding ceramic 
packages and its frequency range can go up to 40 GHz, the electrical performance of 
these packages represents a challenge for package designers.
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Fig. 2.6 SMT/D package examples 
Many researches have been working to improve the electrical performance of these 
packages, including optimization of the transitions inside the package and the 
launching to the package from the PCB [13, 20-22], Indeed, some researchers have 
started investigation into replacing the traditional laminates (e.g glass reinforced 
ceramic laminate) with high performance laminate materials such as liquid crystal 
polymers (LCP) [23-25], These materials represent the cutting edge of MMIC 
packaging technology, and have shown that they are broadband and capable of 
competing with the expensive traditional ceramic substrates [25], a 50 Ohm, 1 cm 
LCP coplanar transmission line can have the frequency response shown in Fig. 2.7.
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Fig. 2.7 Measured return and insertion loss of a CPW line on a 125 pm thick LCP 
substrate (width=235.5 pm, gap=50 pm) [25]
This material holds a great promise to significantly impact the packaging market, with 
the only problem associated with it being its high z-axis expansion. Novel DC-60GHz 
packages made of LCP substrate have been reported [26] with 0.5dB of insertion loss 
and more than 10 dB of return loss. The design of such packages relies on normal 
through vias coupled with complex in-package matching techniques.
The objective of this work on low power packages is to develop a high performance 
low power package with similar performance to the best performing ceramic packages
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but at much lower cost. Fig. 2.8 summarises the low power packaging technologies 
cost and performance and identifies where the objective package should be located.
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Fig. 2.8 Cost versus performance for different low power packaging technologies
Regardless of the packaging technology, the package has to be measured and these 
measurements can be as diverse as the packaging technologies themselves. The 
measurements performed are usually governed by the package architecture, available 
equipment and the type of required data. However, in most cases and wherever 
applicable the package is designed first and then measured solely prior to chip 
integration for different parameters. These pre-integration measurements can give a 
clear indication about the package overall performance and reliability when it will be 
under operation. Among these measurements are the electrical measurements where 
the package is tested for its RF (analogue) and/or signal integrity (digital) 
performance (e.g. insertion loss, return loss, cross talk, cavity resonance, leakage 
current, RLGC model,...etc) to make sure that the RF and digital paths are well 
designed and therefore optimised. Other measurements involve measuring the 
package thermal performance which also describes the package’s mechanical stability 
under thermal cycle tests (i.e. to make sure no cracks will develop when the package 
is exposed to thermal cycles). Other industry standard tests include a drop-test, which
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involves the package being attached to a PCB board and then the whole board is 
dropped in test chamber at specific speed and acceleration to emulate the physical 
drop effect; this test is very useful to check the package to PCB connection and die to 
package attachment reliability. This last test is outside the scope of this thesis.
As far as this thesis is concerned only RF electrical simulations and measurements are 
performed on the designed packages. In addition, thermal simulations and analysis 
were performed on the designed packages to give an indication about their thermal 
behaviour.
2.3 Package Measurement Techniques Overview
Thermal Measurement Techniques: Although low power devices are less prone to 
thermal effects than their higher power equivalents, the higher density MMIC chips 
can become so hot that the package’s mechanical structure is affected. For example, 
the package expansion and contraction cycle can cause fractures in the package 
metallization, especially the solder balls and the vias connecting metallization layers. 
Consequently, extensive thermal and stress simulations are often carried out on 
packages which are considered adequate [9, 11]. The package design process can go 
through many electrical/thermal design optimisation cycles before passing them to 
production.
Novel algorithms have been reported, which optimise the height and shape of the 
solder balls for BGA and WLCSP packages, [9, 10]. Other researchers went as far as 
to measure the package degradation after a number of temperature cycles ( 1000-2000 
cycles) [5]. The published results from these tests show that the package degradation 
due to thermal expansion and contraction could be significant if  not properly taken 
into account in the design process.
Electrical Measurement Techniques: A variety of different measurement setups have 
been utilised by researchers in the past in order to measure the various packaging 
architectures. For this work, only measurement techniques suitable for the laminate 
based SMT packages are discussed.
In the generic case, the packages are mounted on a PCB board which provides the 
launching terminal to the package as shown in Fig. 2.9 [26]. The package ground is 
presented through the use of multiple vias underneath the die to ensure low ground 
resistance and inductance while providing thermal escape path. Depending on the
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transmission line environment employed in the package design (normally coplanar or 
conductor backed coplanar structures) the easiest test is to use on wafer probes to 
measure directly a package shorted with a thru line, this measurement will give a very 
basic (crude) knowledge about the package itself (no launching effect is taken into 
account). Another method involves placing the package on a test board and probing 
the package from one side (on the package top surface) while probing the test board 
(which is connected to the package bottom surface) from the other side [14]. This 
method can work provided that the package top surface transmission line 
configuration is suitable for probe measurement (e.g. Coplanar or conductor backed 
coplanar structures).
metal ized lid
Transmission LineTransmission Line GND
Transmission LineTransmission Line
GN D Vias
Mounting Bor ad Mounting Borad
external bondingvertical
v iac irc ui t
Fig. 2.9 Package mounted on mounting board and the die is placed inside the package
and bonded[26]
Another method which tests the package quality is to bond up a precision load inside 
the package and by observing the package return loss, the package quality can be 
estimated [27]. Other tests involve placing a piece of transmission line in the package 
cavity and bonding it to the package using one or two (V-shape) bonding wires [28]. 
This test will give a rough estimation of the package’s behaviour and will verify that 
no resonances occur at the frequency of interest.
More advanced techniques are available which involve mounting on wafer calibration 
standards in the place where the device is mounted and bonding them to the package. 
This approach is capable of giving a complete model for the package, including the 
launching transition and any via transition in the package transmission path [26]. 
However there is an increased level of measurement uncertainty associated with this 
technique due to the bonding wire discontinuity which might resonate at different 
frequencies depending on the standards attached to them and the wire bond length and 
profile. Add to that each calibration standard requires a separate package.
The ultimate package measurement requires the placement of an active device 
(MMIC) with complete bonding and a lid placed on top. The measured device
18
C hapter 2 -  LOW-POWER L ow  COST PACKAGES CHARACTERIZATION AND EVALUATION Z. ABOUSH
characteristics for this structure can then be compared to a reference dataset, for 
example an on-wafer measurement or a well known high quality packaged device of 
the same type [16-19].
From the above overview it is clear that placing simple Thru transmission line inside 
the package isn’t adequate to reveal the package performance accurately. In order to 
generate an accurate model for the package to be used in a CAD environment (e.g. s- 
parameters model) a more complex measurement has to be performed. This implies 
the development of an accurate and robust measurement system calibrated using 
traceable standards and utilising multi-tier calibration techniques to shift the 
measurement reference plane up to the package plane.
The following section describes the passive measurement system used to measure the 
low power packages introduced in this thesis, along with the calibration procedures 
used to allow parameters to be measured at the package plane for various package 
structures and hence facilitating the extraction of a full package model.
2.4 Electrical Measurement System Setup for Passive Package 
Measurements
A test bench has been set up to enable the measurement and characterisation of the 
packages presented in chapter 3 of this thesis. This measurement setup is versatile 
enough to passively characterise the majority of packages.
Since the packages are normally mounted onto a test board with small feature sizes 
and were to be measured up to 50 GHz, on-wafer probing was considered the most 
suitable method to connect the packages and/or any associated mounting board to the 
measurement system.
The measurement system was configured as shown in Fig. 2.10.a; in this measurement 
setup a Vector Network Analyser (VNA) was used as only linear measurements were 
required and no active devices were involved. High quality phase-stable, low-loss 
cables have been used to attach the VNA to a pair of DC-50 GHz GSG probes with 
400 um pitch.
Thus, by probing onto a mounting board which is suitable for the probe pitch, and by 
applying a suitable calibration procedure(s), the measurement reference plane can be 
shifted to the package plane (Fig. 2.10.b,c).
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Fig. 2.10 Measurement system setup to perform passive package measurements and
the system equivalent error flow graphs
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The novelty of the measurement system with the probe approach allows direct 
measurement of the package if it has a feature size compatible with the probe pitch of 
400um (Fig. 2.11).
Fig. 2.11 Measurement of a typical package through the direct placement of on-wafer
probes on the back side of the package
Probing the package directly involves flipping the package up-side-down and probe 
through the package coplanar lines (Fig. 2.11). Measuring the package using this 
configuration can significantly and quickly help identify the package’s overall 
performance; this technique will be discussed in more detail in the following chapter.
2.5 M e a su re m e n t S ystem  C a lib ra tio n  P ro ce d u re s  (M u lti-tie r  C al)
The measurement system shown in Fig. 2.10 describes all possible calibration and 
reference planes involved in measurement of the low power packages. However, 
depending on how the package will be connected to the probes a number of 
calibration steps (tiers) may be required in order to shift the measurement reference 
plane to the package plane.
If the package is probed directly then a 1-tier calibration up to the probe tips is 
sufficient to measure the package. If a package model needs to be extracted, then by 
using the calibrated probes (up to the probes tip) a new set of in-package calibration 
standards could then be measured and a suitable calibration procedure (algorithm) 
could be applied using these standards to calculate the package error coefficients. 
These coefficients represents the actual package s-parameters which could be buried 
into a data file and used in a RF CAD program (e.g. ADS) by the system designers to 
account for the effect of package. Alternatively these s-parameters can be converted
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into RLGC model or SPICE model which then can be used by both the analogue and 
digital designers to include in their designs.
Since packages are normally attached to a mounting board therefore measuring an un­
mounted package on its own will not reveal the package actual performance although 
it can be used as a design aid to help optimise the package performance (e.g. to check 
the overall package performance, to identify if it is resonating at any specific 
frequency and determine the total loss the package exhibits before mounting it to any 
mounting board). The bare package and the data obtained from the bare package 
measurements can be considered as a platform for the next design step which is the 
package with mounting board. Therefore, in order to quantify the performance of the 
package to be used in the end application, the frequency response of the mounting 
board must also be included in the measurements. In order to achieve the necessary 
measurements at the package reference plane there are various kinds of calibration 
setups which can be adopted.
Setup 1 - Is to calibrate the measurement system up to the probe tips (referred to as 
l st-tier calibration) then perform another calibration using mounting board calibration 
standards to shift the measurement reference plane up to the package plane this is 
referred to as 2nd-tier calibration. A 3rd-tier calibration can also be implemented by 
measuring in-package standards. This calibration can reveal the actual package s- 
parameters from which a package model can be extracted.
Setup 2 - The measurement system can be calibrated at once up to the package plane 
using a number of mounting board calibration standards (these can be made by 
fabricating different standards attached to the mounting board similar to the one 
which will be used to mount the package onto) which in this case represents the 1st- 
tier calibration. Again in order to generate a package model a 2nd-tier calibration is 
required where a range of in-package calibration standards are measured and the 
responses are used in a suitable calibration algorithm to calculate the package error 
coefficients and hence the actual response of the package (s-parameters).
Regardless of the package launching topology, the measurement system has to be 
calibrated up to a certain reference plane. This is done by measuring known 
calibration standards (e.g. Line, Thru, Open, Offset Open, Short, Offset Short, load, 
etc...) as part of a calibration procedure, such as SOLT, TRL, TRM, LRL, LRM,
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etc... calibration procedures. The most popular standard calibration procedures are 
described briefly below:
2.5.1 S O L T  Calibration: SOLT calibration stands for Short-Open-Load-Thru and 
in this kind of calibration a SOL calibration is performed on each port to fully 
calibrate out each port individually. The remaining Thru standard is then used to 
relate (link) the transmission error coefficients of both ports in a coherent way and 
also to compensate for any switching effect. The accuracy of this calibration is 
heavily dependant on the calibration standards definition, in other words the 
calibration uncertainty depends on how accurate the standards can be defined. The 
calibration standard manufacturer characterises each standard and generates a model 
which is converted into polynomial coefficients that are normally entered into the 
VNA. Unfortunately, when the on-wafer calibration standards are measured and re­
measured numerous times (over the course of a number of different calibrations) they 
experience a change in their characteristics and consequently the coefficients stored in 
the VNA will not be as accurate. Ideally at this point these coefficients should be 
adjusted within the VNA definition. This requires a re-characterisation of the 
calibration substrate to generate the new polynomial coefficients which is difficult to 
achieve with a high degree of accuracy.
2.5.2 T R L /T R M  Calibration: TRL calibration and TRM calibration (which is a 
specific example of a TRL calibration) are the most popular calibration procedures for 
on wafer calibration because they can give a very good [29, 30] calibration accuracy 
over a wide bandwidth. They achieve this because they rely on the accuracy of the 
Line (or Match for TRM) and Thru standard impedances which are normally set to 50 
Ohm. These two calibration methods are described briefly below,
TRL/LR L Calibration: TRL calibration (Fig. 2.12) stands for Thru-Reflect-Line 
where the Thru standard is a line with 0 mm length, the Reflect standard can take 
different kinds (e.g. Open, Offset Open, Short, Offset Short), and the Line standard is 
a line similar to the Thru standard but of a different length.
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Fig. 2.12 TRL calibration error flow graphs when calibration standards are attached
LRL stands for Line-Reflect-Line where the first Line standard represents a non zero 
length Thru standard, the Reflect standard is similar to TRL reflect and finally the 
second Line standard should be longer than the first Line (non zero length Thru) 
standard.
However in both TRL/LRL methods the Reflect standard has to be the same on both 
calibration ports and the reflect type should be known in order to solve for the 
calibration phase ambiguity.
Generally speaking TRL/LRL calibration is one of the most accurate calibration 
procedures since it relies solely on the impedance of the calibration lines and no 
standard definitions are required. Clearly, good quality and symmetrical lines with 
different lengths are essential to obtain a good calibration; it is therefore important 
that the line impedance is known prior to calibration. A great deal of research work 
has dealt with impedance measurement techniques [31, 32] where the impedance is 
calculated based on the measurement of the transmission line propagation constant. 
As far as this work is concerned, the calibration line impedance is determined from 
the direct measurement of the calibration lines after calibrating the measurement 
system up to the probe tips.
There has been a range of publications exploring the quality of TRL/LRL calibration 
techniques. Many publications have dealt with the issue of increasing the calibration
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accuracy using multiple redundant line standards to reduce random errors [33]. Others 
use orthogonal distance regression algorithms to improve the calibration performance
[30]. In this work the standard TRL/LRL calibration algorithm [29, 34] was used for 
measurements, and since the measurement system will mostly be calibrated in its first 
tier using known and traceable calibration standards the calibration inaccuracy will be 
minimised. In order to visualize this effect, consider that 80% of the error is 
introduced in the measurement system up to the reference plane where the traceable 
standards are attached and 20% is within the test fixture up to the package plane 
where the non-traceable standards are attached, if the TRL calibration standards have 
10% inaccuracy and the calibration was performed (using non-traceable standards) in 
1-tier approach that’s mean the total calibration inaccuracy is 10%. If the calibration 
was performed using 2 -tier approach with 0% inaccuracy in the traceable standard for 
the 1st tier and 10% inaccuracy in the non-traceable standards that’s mean the total 
calibration inaccuracy is reduced to 2% only. The standard TRL calibration algorithm 
is described in details in appendix A of this thesis [34].
The other important issue associated with TRL/LRL calibration is the determination 
of the calibration line lengths. Several publications have dealt with this issue [35, 36] 
and a summery of the line length calculations is given below.
Assuming a transmission media which supports a linear phase, the following 
expressions can be used to select a Line with lA wavelength length at the desired 
centre frequency.
Electrical Length= V/ * Free Space Length * Line Wavelength (2.1)
Where
F/(Velocity factor %) = ——
Line Wave Length = lA, XA etc.
C
Free Space Electrical Length = —
C (Speed of light) = 2.997925 * 108 m/s and / (Frequency) in GHz
For a Line wavelength of lA, substituting into equation (2.1):
C 1
Electrical Length = Vf *— *— (2.2)
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In order to cover the whole desired frequency range (/} to fi) , f  should be the centre 
frequency of the range, Therefore equation (2.2) can be written as:
2.997925 *108 1 
A + f i  %
Electrical Length ( / )  = Vj-*——7 —  f ------*— [m]
Electrical Length ( / )  = Vj- * ^ , ^ TT\  ,  ^ , ^ TT  ^ [cm] (2.3)
2
14.989625
f \  (GHz) + f 2 (GHz)
To determine whether the Line meets the conditions of the acceptable insertion phase 
(an 8:1 frequency span, harmonic frequencies bandwidth) the following equation is 
used to check the boundary frequencies (i.e./y and fi).
Phase (degrees) = 360 * f*  I * /C  (2.4)
Note that a phase difference between 18° and 162° has proven to be adequate in some 
cases. However the National Institute of Standards Technology (NIST) and Hewlett- 
Packard (HP) both recommend that the phase difference should remain between 30° 
and 150°. In order to cover greater than an 8:1 frequency span, multiple lines might be 
used. To do that, the desired frequency span must be divided, allowing % wavelength 
LINE to be used over the lower portion of the frequency span and another one to be 
used for the upper band. The optimal break frequency is the geometric mean
frequency (V /i * / 2 )•
T R M /L R M  Calibration: TRM/LRM calibration has the same definition as 
TRL/LRL calibration except that the Line standard is replaced by a Match (Load) 
standard.
This kind of calibration is much easier to implement compared to the TRL calibration. 
The accuracy of this calibration procedure depends on the Thru standard impedance 
and the Match standard quality. Again in order for the algorithm to work it is essential 
to have symmetrical reflects on both measurement system ports.
The TRM algorithm could be easily formalised by depicting the error flow graph of 
Fig. 2.10.C while replacing the DUT with the calibration standards, this is shown in 
Fig. 2.13 below,
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Fig. 2.13 TRM calibration error flow graph for different calibration standards 
From the Thru standard measurement the following four equations can be written,
i m t  ~  e oo +
e 0 \ e \0  ' e 22 
1 -  e x xe 22
$ 2 2 M T  ~  e 33  +
e 2 3 e 32  ‘ e l l  
^ ~ e\ \e 22
o  _  e 2 3 e \ 0
° 2 1 A / r  “  .1 e xxe 22
^32^01
12A/T
1 6  x 1^22
(2.5)
(2.6)
(2.7)
(2 .8)
Rearranging (2.5 and 2.6) yields
o ~ _  *01*10' e22
° i i a / t  ^ o o  ~  .1 e xxe 22
^ 2 2 M T  e 33
e 2 3 e 32  '  *1  1
l ~ e l l e 22
From the match measurements the following can be obtained
1 1A/A/ =  e,oo
$22X 1X 1  ~ e 33
(2.9)
(2 .10)
(2.11)
(2 .12)
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Multiplying equations (2.9, 2.10) by each other and substituting equations (2.7, 2.8) 
into the resultant product and simplifying yields,
e w e 22  = { S \ \ M T  ~  e O o \ ^ 2 2 M T  ~  e i z ) l ^ \ 2 M T  * $ 2 1 M T  ( 2 - 1 3 )
Rearranging equations (2.5, 2.6) for e0 lel0and e23e32 yields,
_  { $ i  i m t  ~  e o o  X* ~  e \ \ e 2 2  )
e \ xe 22
11
^ 23^32 -
_  { $ 2 2 M T  e 33  X* e \ \ e 2 2  )
^11^22
'22
Rearranging equations (2.7, 2.8) for e23el0and e32e0l yields 
^2 3 ^ 1 0  =  S 2 \ m t  0 -— e \ \ e 22 )
^32^01 — *^ 12MT(1 e ,.e11°22 )
From the reflect measurements the following equations can be obtained,
^ 1  I M G  ~  e o o  +
& 2 2 M G  ~ e 33 +
e0 le l0 ' rg 
1 -  e \ 1 ‘
e 2 3 e 32  ' ^ 6
1 -  e 22 * Tb
Solving equations (2.18, 2.19) for Ta and r b yields,
r a  =
I M G  e 0 0
/ goigio _  + s
M )0  ^  *^1 IM G
V e n
ii
r b =
$ 2 2 \ M G  e 33
'22
g 2 3 g 32 
V e 22
e 33  +  $ 2 2 M G
(2.14)
(2.15)
(2.16)
(2.17)
(2.18) 
(2.19)
(2.20)
(2 .21)
Assuming that the reflect standards on both ports are similar to each other, therefore 
equating equations (2 .20 , 2 .21) and solving for en  yields,
e\ 1 “  ^22
g21g3 2 _  «
^ 3 3  ^  ° 2 2 A /G
V e 22
(SllMG eOo)
eoie \o 
V e ll
e 00 + S\ \ M G
(2 .22)
( S 221 M G  33 )
Substituting equation (2.13) into (2.22) and solving for eu  yields,
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{ - A
* {S\\MG ~  % ))
e 2
^73^37
e 33 +  22 MG 
V e 22 J (*^ 1 \MT *00 \^22MT *33 )
^00 ^  °11A/G 
V *11 J
\  *“M2 MT 21M '
W 22 IMG *33,1
(2.23)
In order to solve equation (2.23) for en  the magnitude of en can be revealed by 
taking its square root. The phase ambiguity can be solved by substituting eu  into 
equation (2.20) provided that the reflect type is specified prior to calibration. Having 
solved for ex j all error coefficients can be revealed.
2.5.3 E m bedding and  D e-em bedding Techniques
E m bedding Techniques: If the calibration procedures are done in two tier steps 
(Fig. 2.10.a) then the equivalent error flow graph (Fig. 2.10.b) can be combined to 
form a single flow graph which includes the error coefficients from the two tier 
calibration (Fig. 2.10.c). Using flow graph analysis [37], the error flow graph model 
of Fig. 2.10.b can be converted into the error model of Fig. 2.10.C using the following 
set of equations,
Port 1:
e a0\ea\0eb00
*00 ~  e a00 +
1 e a \1*600
a _ , ebO\eblOea\l
*1 1 ~  *61 1 ^  .
1 e a\ 1*600
^  _  *610*al0  
* 2 1  ~  .
1 e a\ 1*600
^ _  * a 0 \eb0\
*12 _  .
1 * a 11*600
Port 2:
e 22 ~  eb22
*632*623*a22
1 *633 a22
e a32ea23eb33
'33 ~  33
„ _  eb32e a32
32 ~  .
1 eb33e a22
 ^ e b33ea22
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0  _  e b 2 3 e a 2 3
e 23 ~  ,
1 “  e b 3 3 e a 2 2
Any combination of the above variables can be formed and used directly in the 
calibration procedure. This operation is called an embedding technique since one error 
model is embedded into another one to form a new error model.
De-embedding Techniques: De-embedding in this document is referred to as 
extracting the DUT actual s-parameters by de-embedding the calibration error 
coefficients from the DUT measured raw data. This technique is explained in detail in
[34] and will be summarised here for completeness.
In any measurement system like the one shown in Fig. 2.10.a and in order to measure 
the four s-parameters, two measurement configurations are normally applied. First the 
energy is injected into port-1 of the system while terminating port-2 into a 50 Ohm 
load. This will reduce the measurement system error flow graph of Fig. 2.10.C to the 
error flow graph shown in Fig. 2.14 below; note that the leakage or isolation error 
term is included in this model for completeness.
e30
____DUT____
Port - 1 a b'2 Port - 2 * ► O
\
V ^
1
' eoo e n <
ei0e01
s21
rSt1 S2 2  i  
§12
k \
eiOe32
re22
1>1 3'2
Fig. 2.14 Measurement system forward error flow graph
Where,
e00 = Directivity
eu =Port-l Match
{elQe0\ ) = Reflection Tracking
(^10^32 ) = Transmission Tracking
e 22 = P°rt’2 Match
e30 = Leakage
This measurement will reveal two DUT s-parameters namely Sum and S21M. In order 
to measure the other two s-parameters, namely S22M and S12M, the energy has to be 
injected into port 2 of the measurement system while terminating port-1 into a 50 
Ohm load. This will reduce the measurement system error flow graph of Fig. 2.10.C
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into the error flow graph shown in Fig. 2.15 below; note that the leakage or isolation 
error term is included in this model for completeness. The error terms in Fig. 2.15 are 
given slightly different notation to distinguish them from the forward error model 
terms.
Port -1
b'oO
23 01
-D.UI.
b'.
S 11 S 22
12
b\
Port-2
e 23e 32
e 22 e 33 
1 4----
* 03-4—
-o b'.
-o a
Fig. 2.15 Measurement system reverse error flow graph
Where,
#33 = Directivity
e \x =Port-l Match
(e23e32 ) = Reflection Tracking
(^23^01 ) = Transmission Tracking
£?22 =  Port-2 Match
6 q2 = Leakage
Having determined all error coefficients the DUT s-parameters can be calculated as 
shown in the set of equations (24) below [34].,
S , i  -
S2i -
s 22 -
S l2  -
- e  x 1 1M  C 0 0
e 10e 01 J
1 +
/ s _ e' N
^ 2 2 M  e 3 3
V e 2 3 e 3 2  /
'22 - e 22
' S  - e  N° 2 1 M  c 3 0
e 1 0 e 3 2
/ S - e '  N a 1 2 M  e 0 3
e 2 3 e 01
$ 2 1 M  ~ e 3 0  
e 1 0 e 3 2  J
1 +
/ S — e' N 
_ 2 2 M _  e 3 3
I  e 2 3 e 3 2  J
D
(e'22 ~ Q2i )
D
f s  - e '  "1 a 22M 33 1 + S u m  e o o l p '  If  S 2 IM e 30 f S j  2M e 03
9 9 ~ ~ ~ ------- e ll e ll , ,
K e 23e 32 ) . V e 10e 01 )1 1L e 10e 32 JV e 23e 01 >
— e' N ^ \ 2 M  0 3
^  e 2 3 e 0 1  )
1 + Sum e oo 
eioeoi
D
(e n - e n)
D
D = 1 + S um e oo
e ioeoi J
\ /
e ll 1 +
V
*2 2 M  e 3 3
^  e 2 3 e 3 2  )
'22
' s  - e  N 2 1 M  3 0
e 1 0 e 3 2  >
( 1 2 M  e 0 3
\  e 2 3 e 0 1  j
e 22e l l
(24)
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The set of equations shown above will reveal the actual DUT four s-parameters after 
removing the system errors up to the calibration reference plane.
2.6 Summary
In this chapter a comprehensive overview of packaging technologies for low power 
devices has been presented. From this analysis, it is clear that high-performance 
packages tend to be cost prohibitive whilst existing low-cost packages can only offer 
reasonable performance and generally struggle and in some cases fail to meet 
requirements. A packaging solution that combines high performance with low cost is 
therefore in great demand. The primary conclusion of this chapter is that a new 
material; Liquid Crystal Polymer (LCP) laminate possesses excellent properties that 
make it suitable for the development of broadband, low-cost packages that are suitable 
for low power devices, hence it will be the focus of this thesis.
In order to properly characterise the developed low-power packages, it was necessary 
to develop an accurate and robust measurement system and multi-tier calibration 
characterization framework. The measurement system’s flexibility enables it to 
measure the s-parameters of any device at any reference plane. This was achieved by 
performing a reference small-signal calibration using traceable calibration standards, 
followed by a sequence of further calibration stages (multi-tier), where the 
measurement reference plane is shifted to the desired reference plane.
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C h a pt e r  3 
D e sig n , R e a l iz a t io n  and
MEASUREMENTS OF LAMINATE BASED
L o w -P o w e r  Pa c k a g es
This chapter addresses the design of low-power packages and their electrical 
performance. The designed packages are based on different laminate substrate 
materials with different via technologies. For completeness the package 
manufacturing process is also presented. Using the developed measurement system 
discussed in Chapter 2 of this thesis the packages were measured and package models 
have been extracted. Finally a thermal analysis of the optimized package was 
performed and presented.
3.1 Package Design Basis
The packages presented in this chapter originated from the unoptimized laminate 
based packages provided by Labtech at the project start. One of the measured 
packages is shown in Fig. 3.1, this prototype package consists of two 45 pm 
metallization layers (gold plated copper) separated by a 250 pm of RO4350 laminate 
(dielectric). Since the package is normally placed onto a mounting board there should 
be a way to transfer the ground energy to the package, hence a coplanar line structure 
is presented on the package bottom metallization layer. However a simple microstrip 
line referenced to the package ground plane is used to transfer the energy from the 
mounting board to the MMIC using normal through via technology. The MMICs 
normally sit in the package cavity and are bonded to the package signal lines. The 
MMIC ground is normally fed through straight bonding to the package solid gold 
plated copper cavity. Both package metallization layers are connected to each other 
using straight through hole vias.
The package transmission line configuration described above will stay almost the 
same throughout the low power package design and development process since it 
represents a standard which has to be implemented while varying other parameters to 
improve the package performance.
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Note that three DC bias feeds were provided on each package sides and isolated from 
the RF path by a ground ring.
Package
Via
Mounting
BoardDC Path
RF Path
Fig. 3.1 Labtech package prototype HFSS representation
Measurements were performed on the open port package shown in Fig. 3.1 with the 
package mounted onto a mounting board. The mounting board was calibrated up to 
the package plane using a TRL calibration procedure, thus the 8510 Vector Network 
Analyzer (VNA) measures the package open (reflect) response. For that measurement 
the Anritsu test fixture (Fig. F.2 in Appendix F), which can go up to 40GHz (max) 
was used to launch to the mounting board structures. The package and the mounting 
board underneath were simulated using Ansoft HFSS and the simulation results are 
compared to the measured response as shown in Fig. 3.2 below.
- 1 -
-o  - 2  —
S im u la te d
S11/S22</>(/>o_l - 3 -
3
- 4 -■*-><D
0c M e a s u r e d  S 2 2
- 5 -
M e a s u r e d  S11
0 5 10 15 20 25 30 35 40 45 50
Frequency (GHz)
Fig. 3.2 Simulated and measured response of Labtech package of Fig. 3.1
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The measured results shown in Fig. 3.2 above clearly confirm that the package has 
resonances that could be seen in the measured Su and S22 but shifted in frequency 
from the simulated one. The simulation predicts a significant resonance would occur 
at 35 GHz in the package. This difference between the measured and simulated results 
could be attributed to the fact that the realised package is slightly different than the 
ideal simulated one with the package two sides being slightly different in physical 
dimensions.
Using HFSS it is possible to examine the package RF feed section for the H and E 
fields, these fields are plotted and shown in Fig. 3.3 below.
Fig. 3.3 Charge and Current densities for Labtech package RF feed lines 
It is clear from the charge and current densities shown above that the package top and 
bottom feed lines are strongly coupled (E-field) which emulate the capacitance effect, 
on the other hand the via itself has large current density which can act as an 
inductance.
This configuration suggests that the RF feed section is acting as a bandstop resonator 
which has the equivalent circuit of the inductance in parallel with the capacitor 
between the RF path input and output ports this is shown in Fig. 3.4 below.
The key point is that having two parallel plates short circuited at one end is a very 
complicated structure in terms of analyzing any capacitance and/or inductance
Charge Density Current Density
Bottom Layer
C c
Ino oOut
L
Fig. 3.4 Bandstop filter electrical equivalent circuit 
The resonant frequency of the circuit of Fig. 3.4 above is
(3.1)
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associated with it. In order to understand the problem further consider the structure 
shown in Fig. 3.5 below, where two parallel plates are connected to each other at one 
end by a via.
Via
i
RF-out 
Plates < Capacitance (C)
Fig. 3.5 Coupling capacitance distribution across parallel plates short circuited at one
end
Based on the RF-in-out configuration shown in Fig. 3.5 above there will always be a 
coupling capacitance between the parallel plates that is caused by the electric field 
between these two plates. However the E-field distribution isn’t linear along the 
parallel plates due to the fact that the via itself will short circuit any E-field around it. 
Based on the above package behaviour observations it is clear that in order to push 
any resonance frequency up (>50 GHz) it is essential to reduce the value of via 
inductance (L) and/or the RF path coupling capacitance (Cc) associated with the basic 
RF transition model of Fig. 3.4. The inductance associated with the via is unique and 
solely dependant on the via shape (geometry) and the pad rings around it. However, 
the exact dimensions of the via itself are governed by certain manufacturing rules. 
Therefore, control over the inductance associated with the via might be limited.
As a first step towards optimising the RF transition a new package was designed with 
reduced coupling capacitance effect. This design was also used to verify the multi-tier 
calibration procedures and package model extraction presented in the previous 
chapter. The new package is described in the following section.
3.2 R ed u ced  C a p a c ita n c e  P ack ag e  D esign an d  M e a su re m e n t
New package was designed with reduced transition capacitance where the only 
overlap permitted between the package top and bottom metallization layers was 
around the via or what is so called the via pad rings, this is shown in Fig. 3.6 below,
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1.015 mm Top
Feed Line
£>^2 mm Gap
1.5 mm RF 
Feed Lines
Package Top View Package Bottom View
Fig. 3.6 Reduced coupling capacitance package 
The package of Fig. 3.6 is made of 250 /um thick of RO4350B laminate with 45 pm 
gold plated metallization layers. The package consists of 50 Ohm microstrip line on 
the package top metallization layer which is connected to the bottom 50 Ohm 
coplanar transmission line using a normal through via, the package dimensions are 
shown in table 3.1 below.
Package Component Dimension
Top microstrip line width 550 jLim
Bottom coplanar signal line width 480 jam
Bottom coplanar line signal to ground spacing 250 fjm
Via radius 150 jam
Via anti-pad ground radius 490 f-im
Via top pad radius (Rtop) 275 /dm
Via bottom pad radius (RBottom) 240 f-im
Table 3.1 Package of Fig. 3.6 dimensions
The objective was first to make the via as big as possible to reduce its inductance and 
second and most importantly is to eliminate any unnecessary parallel plates which can 
introduce coupling effect. The package was verified at the design stage through the 
full EM simulation using HFSS for one package side (1.5 mm RF feed lines in Fig. 
3.6).
The above package was manufactured and measured using a suitable mounting board 
that was fabricated to hold this package and to launch to it from its coplanar side. A 
set of mounting board TRL calibration standards were fabricated to help reach the 
package reference planes. The measurement system of Fig. 3.7 and Fig. 2.10 was used 
to measure the above package. This measurement system was calibrated in three 
calibration steps (tiers) as discussed in “Setup-1 ” of section 2.5 of this thesis.
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Fig. 3.7 Probe based measurement system used to measure the package of Fig. 3.6
The first calibration step (tier) involved using on-wafer (Picoprobe) calibration 
standards to calibrate the Vector Network Analyser (VNA) up to the probes tips using 
TRM calibration procedure. The second calibration step (tier) involved calibrating the 
measurement system up to the package reference plane using mounting board 
calibration standards and TRL calibration algorithm [1,2].
The last calibration step (tier) involved calibrating the package itself (i.e. extracting 
the error coefficients of the package itself) to generate true package s-parameters. This 
is done using in-package calibration standards and TRL calibration procedures (Fig. 
3.8).
T hru
O p e n
L ine
|s l2|e jr 1 . W -    M
(a) (b)
Fig. 3.8 (a) One package side error flow graph (s-parameters), (b) In package TRL
calibration standards
From the TRL calibration (3rd tier) step a complete error model for the package was 
extracted, representing the actual package s-parameters. One draw back of this 
method of characterization is the fact that the actual insertion loss of the package is
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not available as an independent parameter, but always as the product |s21||s12|e j2r 
(Transmission Tracking Coefficient) of S21 and S12 parameters.
In order to extract the insertion loss of the package the square root of the transmission 
tracking coefficient should be taken to obtain ± |s21| eJx • The resulting sign ambiguity
can be resolved using the properties of the lossless reciprocal network [3]. The full 
analysis is presented in appendix B of this thesis.
Once the phase is decided, then the package s-parameters are available and can be 
readily imported into a CAD program (e.g. Advanced Design System-ADS) as a 
measurement based model, allowing its use within the design process of the MMIC. 
Having performed the above procedures, the actual s-parameters for one side of the 
package were measured and compared to HFSS simulation results as shown in Fig. 
3.9 (note that the package and the mounting board were included in the EM- 
simulation).
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Fig. 3.9 Measured and simulated s-parameters for the package of Fig. 3.6
The response shown in Fig. 3.9 represents one side of the package response which 
goes up to 43 GHz (unfortunately the probes used at this stage couldn’t make it to 50 
GHz). It is clear from Fig. 3.9 that no resonances occurred over a wide frequency 
bandwidth which indicates that reducing the coupling capacitance effect had an 
impact in eliminating the resonances within the bandwidth of interest. However one 
can observe that the package has a moderated input and output match over a wide 
bandwidth, while the package insertion loss (S21) starts to degrade beyond 30 GHz.
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This is mainly due to a matching problem which comes from two sources, first the via 
transition mismatch and second the mounting board to package mismatch.
Since the new package has sustained a moderate response over quite a wide 
bandwidth, the focus from now on will be on providing a good matching all the way 
through from the mounting board up to the point where the device will be placed. 
Matching of the via transition to the connecting transmission lines represents one of 
the biggest design challenges. The next section deals with the via transition analysis, 
design and optimisation but implemented in the new cutting edge technology material 
namely Liquid Crystal Polymer (LCP) rather than previous laminate.
3.3 LCP Package Design and Modelling
It is clear from previous sections that the coupling capacitance associated with the via 
section transition can limit package performance, therefore reducing any parallel plate 
capacitance around the via transition section has shown to be a valid approach. While 
reducing this effect matching has shown to be a problem associated with the package 
structure. In order to tackle this problem two steps have been taken in order to 
improve package performance, these are the utilization of the new LCP laminate 
materials as a package substrate (this is a high performance low cost alternative to the 
ceramic substrate) and the second step involved the use of microvia [4] instead of 
normal through via which gave better control over the via transition geometry.
Based on these new specifications a new package has been designed, the new design 
is targeting the via section optimisation and therefore in order to avoid any 
unnecessary interference from the mounting board, the package will be designed as a 
stand alone where a direct measurement for the package will be allowed and therefore 
the via transition behaviour can be examined more closely, rather than measuring the 
package when mounted onto a mounting board.
Its worth mentioning that unlike other package technologies, for a 5X5 mm2 package a 
2X2 mm2 cavity (Fig. 3.10) was introduced inside the dielectric for the direct 
mounting of MMICs die onto the solid bottom gold plated copper layer. This 
technique provides excellent thermal dissipation, thus eliminating the need for thermal 
vias and consequently reducing the package cost even further.
From the electrical point of view it is desirable to design a package with an all-pass 
filter characteristic with very low losses whilst introducing minimum interruption in 
the signal flow during the transition between the package top and bottom
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metallization layers. Keeping that in mind a new package was designed (Fig. 3.10) 
which consists of 100 fjm of LCP laminate (Rogers ULTRALAM3000/Rflex3000, 
D.K.=2.9, tan6=0.0025) and two layers of metallization; the bottom plane consisting 
of a coplanar waveguide with 50 Ohm characteristic impedance from which the on- 
wafer probes will be launched to the package. On the top plane a 50 Ohm microstrip 
line is connected to the bottom plane using a micro via. The gold plated copper 
thickness on the package top and bottom is 45/urn and 100jam respectively.
Top View
Fig. 3.10 Proposed thermally and electrically enhanced LCP package layout 
Two important features have been added in the design of this package. These are the 
deliberate introduction of the via pad rings on the via top and bottom sides which 
provide a capacitance to ground effect. The other feature is the utilisation of the micro 
via which offset the via top and bottom pad rings from each other to minimise the 
coupling capacitance (Cc) effect between them.
Before reaching the final design of this package, a few modelling and optimisation 
steps were performed which established the design methodology for this kind of 
packages. The design methodology states that transmission lines are broadband in 
nature, therefore designing a package which emulates the function of a transmission 
line is preferred. Therefore a package which has an equivalent circuit similar to the 
transmission line electrical circuit may help improve the package performance and to 
make it work over large frequency bandwidth with minimum loss.
In an attempt to make a package which behaves like a transmission line, the package 
described above could be mapped into an equivalent circuit model similar to that of a 
transmission line. The unit cell model of a transmission line consists of either a 
cascade of T- or ^-section networks of capacitances and inductances producing an all­
pass filter. The cascade of networks can be extended through additional similar T- or 
7t-sections without decreasing the bandwidth of the resulting new network. Thus,
Bottom View
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matching the equivalent circuit model of the package to the equivalent circuit of the 
transmission line may ensure a minimal effect on the signal flow.
A small signal circuit model for the package structure of Fig. 3.10 (which is shown in 
detail in Fig. 3.11) can be derived (Fig. 3.12). The floating transmission line (Tj) at 
the bottom plane represents the launching point from a coplanar mounting structure 
where the signal starts to propagate to the package signal line.
1 Via Section t 3
LCP Dielectric LCP Dielectric
I r - — GND
T1 T2 (a)
Fig. 3.11 One side of the LCP package (a) 2D representation, and (b) 3D representation 
The coplanar transmission line T2 represents the stage where ground energy will be 
transferred from the mounting board to the package ground structure, this line has a 
50 Ohm characteristic impedance. This line in turn is connected through a via 
structure to 50 Ohm microstrip line T3 on the top layer. Based on the package 
geometry shown in Fig. 3.11, a simple equivalent circuit can be derived (Fig. 3.12),
Co
. _ |_
P i ° -  T 1  +  T 2
L
t 3
C g 1 — =  C g 2
Fig. 3.12 Package equivalent electrical circuit
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Here the via was modelled as an inductance in parallel with a capacitance, with the 
inductance L coming from the via’s inductance, whilst the coupling capacitance Cc 
comes from the coupling between the top and bottom pads around the via. The 
capacitances to ground Cgi and Cg2 represent the coupling of the bottom and top via 
pads to the ground plane respectively.
Within the resulting model, the parallel combination of L and Cc forms a bandstop 
filter which will resonate at f 0=l/2jt^LCc. This characteristic is contrary to the 
required broadband behaviour of an all-pass filter. However, the section consisting of 
the inductance L and the capacitances Cgi and Cg2 resembles the ^-section of the 
equivalent circuit model of transmission line. To increase the similarity further it is 
important to reduce or even eliminate the capacitance Cc- This can be accomplished 
by two methods, either by reducing the dielectric thickness D (Fig. 3.1 l.b) which will 
lead to an increase in the capacitance’s even mode and therefore reduce the odd mode, 
or by misaligning the via top and bottom pads. The disadvantage of the first method is 
that it will give rise to the capacitance Cg2- The second method can readily be 
achieved through the use of a micro via where the top via radius is increased relatively 
to the bottom via radius. Applying both methods on the coupling capacitance Cc it is 
possible to dramatically decrease its value, thus virtually eliminating it from the 
equivalent electrical model at least as a first approximation. As a result the simple 71- 
section similar to that of a transmission line is obtained. However, the two capacitance 
values at both ends of the via, without any optimisation, yield a low-pass filter 
characteristic.
The capacitances Cgi and Cg2 were formed by the introduction of two additional 
features within the LCP package; firstly the ground plane at the bottom layer and 
secondly the pads at the bottom and top layer connecting the micro via to the 
transmission lines T2 and T3. Both can be controlled by either varying the gap 
between the bottom via pad and the ground plane (R4 -  R3) and/or by varying the top 
via pad radius.
Conclusively, the introduction of the micro via with pads on the bottom and top layers 
as well as the ground plane allow a 50Q environment to be maintained across the via 
section with characteristic impedance of (Equation 3.2) over a large bandwidth [3].
Z0—^lL/(Cg1+ Cg2) (3.2)
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In contrast to conventional through vias [5] the micro vias [4] can help miniaturise the 
package, allow hermicity (multi-layer) and also results in better control of the 
impedance of the via transition. However separating the via section components and 
simulating its parts individually is a very difficult task since there is no guarantee that 
when putting the components back together to form the via the components will 
behave similarly to when they are separated. Indeed, there is a very complex 
interaction between the via section components. Nevertheless, the above model 
provides a good understanding of package via component behaviour, interaction and 
how critical they are in the final package design.
To demonstrate the above procedures, the via section of the package presented in Fig. 
3.10 has been split into individual components in order to extract the via components 
inductance and capacitances as shown in Fig. 3.13 below,
Cgi Cg2 L
Fig. 3.13 HFSS representation for the via-section components of Fig. 3.10 
The capacitances to ground can be extracted by simulating the via pad rings on there 
own as shown in Fig. 3.13, HFSS was used to simulate these structures for their s- 
parameters then these were converted into y-parameters from which the equivalent 
capacitances were extracted. For the inductance part the full via transition was used in 
the simulation, again 2-port s-parameters were converted into y-parameters from 
which the equivalent inductance was extracted.
Several via and via pad sizes were simulated and the equivalent capacitances and 
inductances were extracted as shown in Fig. 3.14 and Fig. 3.15 respectively. It is clear 
from these results that the via pads capacitance is increasing with increasing 
frequency due to package discontinuities (e.g. comers, sharp edges, etc...), also it 
indicates that the simulated structure is starting to behave as distributed element. 
Similarly, the via inductance is decreasing with increasing frequency. One of the 
reasons for this inductance decrease is the effect of the via structure coupling 
capacitance to ground, the other reason is that at increasing frequency the flux linkage 
decreases due to skin depth effect (skin depth decreases as frequency increases).
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Fig. 3.14 Extracted capacitances to ground for different via pad sizes for the package
of Fig. 3.10
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Fig. 3.15 Extracted inductance for different via sizes for the package of Fig. 3.10
It is desirable to make the via top and bottom pads capacitances to ground equal to 
each other (Cgi=Cg2). From the design perspective in order to increase the transition 
bandwidth it is desired to reduce the via inductance as well as the capacitance to 
ground while maintaining the relation between them using the impedance equation 
(3.2). The via inductance can be reduced by increasing its diameter however this
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implies larger via pads and therefore the capacitance to ground will increase, therefore 
a compromise has to be reached in selecting the via components geometries. Based on 
the above discussion, a package geometry was chosen and is shown in Fig. 3.16 
below.
5 mm0.22 m m -*| 0.275 mm
R=0.425 mm
R=0.275 mm
__A~r> 0.24 mm
t
R=0.325 mm
cn
3
3
Fig. 3.16 LCP package of Fig. 3.10 dimensions
The capacitances and inductance of the via section for the above geometry are shown 
in Fig. 3.14 and Fig. 3.15 above (curves number 2). As a first approximation the 
capacitances to ground can be assumed to be constant and equal to their low 
frequency values which in this case are Cgi=62 fF and Cg2=68 fF. Using a similar 
assumption, the inductance value (L=0.2 nH) can also be used. Inserting these values 
into the equivalent circuit model of Fig. 3.12 and simulating using ADS provides 
simulation results which can be compared with the full EM simulation results of the 
via structure on its own (Fig. 3.17), the simulation results are shown in Fig. 3.18.
Top
Bottom
Fig. 3.17 One side LCP package representations using HFSS
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Fig. 3.18 Modelled and simulated (using HFSS) via section frequency response
The results above show reasonable response for the via section, however this is yet to 
be confirmed by the package measurement presented later on in this chapter. The 
following sections deal with the manufacturing and measurement techniques used to 
fabricate and measure the above package design.
3.4 P ack ag e  R ea liza tion
Realizing a package can be achieved using a multitude of different approaches. 
Regardless of the process, the laminate to be used as a substrate should be chosen 
first, and subsequent steps will involve the processing of this laminate to form the 
package features. Package processing may include Laser machining, 
photolithography, and wet etching.
Material selection: Selecting the package material can be a difficult task and is 
usually dominated by the cost and expected performance of the final package. The 
manufacturing compatibility is another issue in need of consideration for 
manufacturing large quantities of MMIC packages.
Manufacturing steps: Table 3.2 below summarizes the manufacturing steps for the 
LCP package presented above. These manufacturing steps are versatile and can be 
applied to any laminate.
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Seq Process Explanations
1 Laser Drill blind vias Drill the vias using laser machine
2 Plasma Pre-treatment process to clean the holes
3 Electroless plate Add a thin layer of copper to the via
4 Flash Cu Electroletic copper to add more copper to the via wall
5 Laminate photo-resist Apply the photo resist
6 Expose top Layer Expose the photo resist to define top copper pattern
7 Develop Develop the photo resist
8 Top pattern plate Add copper and flash of tin to the top tracks and vias
9 Strip Resist Remove photo resist
10 Laminate photo-resist Apply the photo resist
11 Expose Expose photo resist to define bottom copper pattern
12 Develop Develop the photo resist
13 Bottom pattern plate Add copper and flash of tin to the bottom tracks
14 Strip Resist Remove photo resist
15 Etch both sides Chemically etch copper to define conductors
16 Strip Sn Chemically remove tin
17 Laser pocket Form MMIC pocket in LCP through to copper
18 Universal plate Coat all copper surfaces with Ni Pd and Au
19 AOI Inspect pattern using automatic optical inspection
20 Laser profile Array Cut outer profile of package
21 Clean Remove any debris
Supplied by kind permission of Labtech Ltd
Table 3.2. LCP package manufacturing steps 
3.5 LCP Package Measurement
The package presented above was manufactured by Labtech Ltd with a set of TRL 
calibration standards built in (Fig. 3.19). A measurement system similar to the one 
presented in chapter 2 of this thesis was used. For this measurement a 2-tier 
calibration approach was implemented where in l st-tier the measurement system was 
calibrated up to the probes tips using on wafer TRM calibration standards.
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Thru
Reflect
Fig. 3.19 In-package TRL calibration standards
The 2nd tier involved TRL calibration [2] using in-package calibration standards, these 
calibration standards consist of the package itself for the open standard and packages 
with a modified geometry to realize the thru and line standards.
From the TRL calibration (2nd tier) and by using the lossless reciprocal network 
analysis presented in appendix B of this thesis a complete error model for the package 
was obtained. Having performed the above procedures, the actual s-parameters for 
one side of the package were measured and compared to the simulation results as 
shown in Fig. 3.20 below,
 Simulated ------  Measured
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Fig. 3.20 Measured and simulated s-parameters for the package of Fig. 3.16
From these measurement results (Fig. 3.20) it can be seen that this package is 
behaving very well but degrading with increasing frequency. The package has 
sustained 20 dB of return loss and 0.3 dB insertion loss up to 50 GHz. Comparing the 
measured results to the corresponding simulated data shows good agreement.
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For completeness and in order to investigate the effect of bond wires on the isolation 
performance of the package, a basic measurement has been carried out. For this 
measurement the package feed lines on the top layer (P2 in Fig. 3.17) were bonded to 
the cavity ground on both sides, leaving a 1.2mm gap between the two bonding wires. 
The resulting package isolation was found to be better than -40 dB for a 1.2mm 
separation distance (Fig. 3.21) over the entire bandwidth.
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Fig. 3.21 Package isolation measured with bond wires to ground 
To identify the effect of the lid on the package performance, further measurement was 
carried out on a 5X5 mm2 package (with 2mm thru line in the middle) with and without 
the lid. Again, the measurement results revealed that the package lid had a little effect 
(Fig. 3.22). Note that the lid is made of RO4350B dielectric.
 No Lid Response -------- With Lid Response
0 10 20 30 40 50
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Fig. 3.22 Package performance with and without the lid
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The above package performance is very promising; however the package has to be 
mounted onto a mounting structure in order for it to be used in the end application, the 
following section deals with the mounting issue.
3.6 LCP Package Design with Launching Structure
In this section the design of a complete package with cutting edge performance will 
be discussed. As stated earlier any surface mount package should be placed on a 
mounting board as this is where the launching to the package can become a problem if 
not designed properly. A new package based on the package of Fig. 3.10 has been 
designed and optimised for best performance (Fig. 3.23). The launching structure is 
also included in the design process.
Microstrip Line
Via Section
Package CPWG
Transition
Mounting Board
Fig. 3.23 Mounted LCP package Layout 
The package is made of 100 ///w thick Liquid Crystal Polymer (LCP) substrate 
ULTRALAM3000 (Rflex3000) with dielectric constant (D.K.=2.9, tan8=0.0025 and 
breakdown voltage=3500 V/mil). The metallisation layers consist of gold plated 
copper with a 45 jum top layer thickness and a 100 jum bottom layer thickness. A 
micro via was used to connect the top and bottom metallization layers.
The mounting structure, the package was placed upon, was made of 254 /im thick 
RO4350B laminate with (D.K.=3.45) and the top and bottom metallization layers 
were made of 45 /im thick gold plated copper. A conductor backed coplanar structure
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was adopted as a mean of transmission, whilst the vias used to connect the top and 
bottom metallization layers where made of normal through hole vias.
In order to present the design procedures for this package, consider the final package 
structure shown in Fig. 3.23. Note that each package part has been labelled and will 
be discussed separately.
The transmission line at the bottom side of the package consists of two different 
transmission line configurations as shown in Fig. 3.23. The first configuration is 
formed by the buried conductor backed coplanar (CPWG) transmission line on the 
bottom side of the package. The second transmission line is formed by the conductor 
backed coplanar transmission line of the mounting board which is used to feed the 
package buried CPWG line. However, due to the different dielectric coefficients of 
the package and mounting board materials both 50Q transmission lines exhibit 
different dimensions which introduces discontinuities into the signal path.
To minimize the transition effect between the two transmission line environments it is 
essential to reduce any disturbance to the RF signal. This is accomplished through a 
continuous coplanar ground geometry which maintains the ground current continuity 
and leaving the signal line width as a variable for the optimisation (matching) of the 
transition.
3.6.1 Mounting Board Design: The design starts by designing the mounting board 
with CPWG transmission lines with 50Q as the characteristic impedance. This sets the 
coplanar ground spacing for the package bottom layer to allow for adjustment of the 
package signal line to obtain 50Q characteristic impedance. The structure is made of 
RO4350B laminate and the structure dimensions are shown in Fig. 3.24 below,
5mm
^  i45 uni
254 uni
45 pm
Top Copper
117.5 pm 335 pm
r i Top Copper
RO4350B
J  Bottom Copper
Fig. 3.24 Mounting board CPWG transmission line dimensions
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Ansoft HFSS was used to simulate the behaviour of Fig. 3.24 transmission line, 
however the dimension was optimised to obtain a transmission line structure with 50 
Ohm characteristic impedance. The simulation results normalised to 50 Ohm 
characteristic impedance are shown in Fig. 3.25 below,
0.00
—-0.04-10-
-2 0 - —-0.08
— 0.12 CQ ■U
- 0 . 1 6  ^  
CO
— 0.20
H  '3 0 —
J? - 4 0 -
- 5 0 -
— 0.24- 6 0 -
-0.28-70
300 10 20 40 50
Frequency (GHz)
Fig. 3.25 HFSS simulation results for the CPWG transmission line of Fig. 3.24 
The results above show a well behaved transmission line with more than 40 dB of 
return loss and less than 0.12 dB of insertion loss over the entire 50 GHz bandwidth.
3.6.2 Package Bottom (Buried) Conductor-backed Coplanar Transmission Line 
Design: This line is formed by two different transmission lines, the first transmission 
line is a coplanar line on the package bottom side (Fig. 3.26) as stated earlier the 
package is made of LCP laminate with 100 pm of gold plated copper on the bottom 
side. The other transmission line is the continuity of the mounting board conductor 
backed coplanar transmission line (CPWG).
180 pm  | T *~l 1180 pm
210 pm
p  |_ L |  p
100 pm LCP Substrate
3mm
100 pm I Package Ground
1L J | Package Ground
30 pm  | 1L. . J
Mounting Board
Package Signal Line 
Silver Epoxy or Solder 
Mounting Board Signal Line
Fig. 3.26 The resultant conductor backed coplanar transmission line when the 
package is mounted onto the mounting board
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By placing the two lines on top of each other while taking into account any 
solder/epoxy thickness, a new CPWG line can be realised and optimised to have 50 
Ohm characteristic impedance.
As stated earlier in order to minimise the number of variables required to optimise this 
line and to maintain the signal continuity, it is preferred to keep the resultant package 
buried CPWG ground conductors separated by the same distance as the mounting 
board coplanar ground conductors. Therefore, the signal line width is used as a 
variable to be optimised for the transmission line performance (characteristic 
impedance). Simulating the above transmission line on its own using HFSS revealed 
the results shown in Fig. 3.27 below,
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- 10 - — 0.04
s  -20~
a - 3 0 -  </)
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-50 - 0.20
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Fig. 3.27 HFSS simulation results for the CPWG line of Fig. 3.26 
The results of Fig. 3.27 are normalised to 50 Ohm characteristic impedance and show 
a good transmission line with more than 35 dB return loss and less than 0.11 dB of 
insertion loss. Note that as the epoxy thickness may vary slightly, this will have an 
impact on the transmission line response. Since the epoxy thickness is small compared 
to the total metal height then the change in response will be minimal.
Theoretically speaking, a good transmission line can have more than 40 dB of return 
loss (good match), however due to the complexity of the buried CPWG line of Fig. 
3.26 and the high aspect ratio of the signal line (line width to its thickness), 35 dB of 
return loss is considered to be adequate. After manufacturing, the line return loss 
might drop to 25 dB or slightly less.
3.6.3 Transmission Line Impedance Environment Change Interface (Transition): 
This is a very important part of the launching structure since the transmission line will 
experience a change in dimension (discontinuity) and therefore the smaller the change
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the better the performance will be. For this specific design the CPWG signal line of 
the mounting board has been reduced slightly (mitered) to mate with the CPWG 
signal line of the package to form a buried conductor backed transmission line (Fig. 
3.28).
Fig. 3.28 Transmission line environment change section 
For this transition it was found that extending the package dielectric on top of the 
mounting board discontinuity has improved the transition match slightly. The 
transition layout is shown in Fig. 3.28 above while the simulation results are shown in 
Fig. 3.29 below,
-60----- 1 i i i | n  i i |—i i i i | i' i i i | i i—f—H — 0.46
0 10 20 30 40 50
Frequency (GHz)
Fig. 3.29 HFSS simulation results for the structure of Fig. 3.28
The results of Fig. 3.29 above show that introducing a discontinuity in the CPWG line 
path has minimum effect with more than 30 dB return loss and 0.22 dB of insertion 
loss which is considered to be adequate from the design perspective.
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3.6.4 Package Top Microstrip Transmission Line: This is one of the easiest lines to 
design since it is only a microstrip transmission line with 50 Ohm characteristic 
impedance. HFSS was again used to design and optimise such a line.
3.6.5 Package Via Section Design: The via section is a crucial part of this package; 
similar design procedures to those presented in section 3.3 of this thesis have been 
adopted in this design. The via section was first designed based on the simulation of 
each individual via components as discussed earlier, from that a selection was made 
for the via transition section geometry these are shown in Table 3.3 below.
Package Component Dimension
Micro via bottom pad radius 105 pm
Micro via lower radius 50 pm
Via plating thickness 25 pm
Mounting board anti-pad ground radius 450 pm
Package anti-pad ground radius 450 pm
Micro via top pad radius (Rtop) 200 pm
Micro via upper radius (Rvia) 100 pm
Mounting board pad radius (RBottom) 200 jam
Table 3.3 Via section parameters definition 
Note that the smallest chosen circular mounting board pad implied high capacitance to 
ground and larger than the top capacitance to ground value, therefore the pad was 
chopped as much as possible and within the manufacturing tolerance to reduce its 
capacitance to ground (Fig. 3.30).
Fig. 3.30 Simulation setup using HFSS for LCP package when mounted onto a 
mounting structure (actual geometry)
For the above via section dimensions the via parameters value at lower frequencies 
were found to be Cgi=58 fF, Cg2=49 fF and L=0.21 nH.
Putting these values into the equivalent circuit of Fig. 3.12 and simulating it using 
ADS gave the frequency response shown in Fig. 3.31 below.
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Fig. 3.31 ADS simulation results for the model of Fig. 3.30 with values L=0.21 nH,
Cgl=58 fF, Cg2=49 fF
The results of Fig. 3.31 above show moderate performance. However there is no 
guarantee that when putting the via components together the package will behave as 
successfully as the above simulation.
3.7 LCP M ounted Package M easurem ent
Using the designed via components described above, a complete via section was 
extruded and the associated transmission lines were designed. The target package has 
a dimension of 5X5mm with a 2X2mm cavity. In order to validate the above design a 
3mm thru line package which represents the package two sides connected together in 
a back-to-back configuration as shown in Fig. 3.32 was constructed.
The above package was manufactured by Labtech and measured. For this 
measurement, the measurement system presented in chapter 2 of this thesis was 
employed. A typical measurement involved calibrating the measurement system in a 
1-tier TRL calibration using test board calibration standards made of RO4350B which 
have been manufactured by Labtech Ltd. These test board calibration standards 
included a 10mm line for the Thru standard and an 11mm line was used as the Line 
standard. A 5mm Open standard was used as the reflect standard and the 8510 VNA 
internal TRL calibration algorithm was used to implement the calibration with 256 
averages. This calibration ensured that the measurement reference plane was shifted 
to the package reference plane.
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Port 2 Calibration 
Reference Plane
Port 1 Calibration  
Reference Plane
Fig. 3.32 Thru line LCP package mounted onto a test (mounting) board 
Before performing this TRL calibration, the calibration standards were checked for 
quality and impedance consistency. This was performed by calibrating the 
measurement system up to the probe tips using an on-wafer TRM calibration up to 50 
GHz, and then the Thru and Line standards were measured. The verification 
measurement results are shown in Fig. 3.33.
The response of these lines demonstrates that the line impedances are within the range 
50±0.5 Ohm over a 50 GHz bandwidth, verifying the lines are of high quality and 
with precise characteristic impedance.
0
10mm Thru Standard
-0.5 <0^  -50"
- 1.0
—-1.5
15 20 25 30 35 40
Frequency (GHz)
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Fig. 3.33 Labtech test board calibration lines a) 10mm and b) 11mm Line standards
Due to manufacturing problems Labtech was only able to manufacture a 3x5mm 
package Thru standard which represent the package two sides connected in a back-to- 
back configuration as shown in Fig. 3.32. 400fim pitch GSG probes were used to 
launch onto the mounting board, having calibrated the measurement system, this Thru 
line package was mounted onto the test board (mounting board) and the Thru package 
was measured. The measurement results are compared to the simulated results as 
shown in Fig. 3.34 below.
Simulated -----------  Measured
S  -10
-30
- 0.2
-0.4
- 0.6
0 5 10 15 20 25 30 35 40 45 50
Frequency (GHz)
Fig. 3.34 Measurement and simulation results for the Thru line package of Fig. 3.32 
From these measurement results (Fig. 3.34) it can be seen that the Thru line package 
has sustained a return loss better than 15 dB and less than 0.6 dB of insertion loss up
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to 50 GHz. Comparing the measured results to the corresponding simulated data 
shows a good agreement, although the actual package is slightly more lossy than the 
simulated structure.
The measured results of Fig. 3.34 represent two side package connected to each other 
in a back-to-back configuration. Therefore, the actual one side package insertion loss 
is less than 0.3 dB up to 50 GHz. This figure (response) includes the package and the 
mounting board underneath it (launching effect) as well as the package lid, the 
package one side insertion loss is shown in Fig. 3.35 below.
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i  -0.15
3
§ - 0 2
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£ -0.25
-0.3
-0.35
0 10 15 20 25 30 35 40 45 505
F re q u e n c y  (GHz)
Fig. 3.35 Package of Fig. 3.32 one side insertion loss 
The above results show that the mounted package has excellent electrical behaviour. 
However, another important issue associated with this package design is the thermal 
behaviour of the package. It is desirable to know how much power and/or heat can be 
injected into this package under normal operation conditions before any package 
degradation will occur. The next section deals with the problem of thermal analysis 
for the package presented above.
3.8 Thermal Analysis for the LCP M ounted Package
The package of Fig. 3.23, which has been electrically characterised whilst connected 
to a Thru line, is now used to check its thermal behaviour under different loading 
conditions in order to establish the maximum power the package can sustain before 
any degradation occurs. This in turn will define the maximum allowable MMIC 
power that can exist within this package, and will also optimise the heat dissipation 
method. To investigate this effect, consider the package shown in Fig. 3.36 with 2X2
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mm cavity. The die size was chosen to be 1.5X1 mm and was placed in the centre of 
the package cavity.
Fig. 3.36 Enhanced LCP package Layout with die
The thermal behaviour of the package can be quantified by the heat flow rate it can 
dissipate; for a given thermal path the heat flow rate can be calculated using the 
following formula [6]
H = T"  ~ ?/ (Watt) (3.3)
R t h
Where, Th is the highest temperature on one end of the thermal path and Tl is the 
lowest temperature on the other side of the thermal path. Rth is the thermal resistance 
of the heat path which is defined as
r ,h = T a(°C/Watt) (34)
Where L is the height of the thermal path in (m), k is the material thermal 
conductivity in (W/m.K) and A is the area of the thermal path perpendicular to the 
heat flow direction in (m2).
For the above die area (1X1.5 mm2) placed onto a package base copper of 0.1 mm
thickness and k, the copper thermal conductivity (390 W/m-K), the package base
thermal resistance can be found using equation (3.4) to be Rth= 0.166 °C/W.
The other thermal resistance which has to be included in the thermal analysis is the 
Silicon thermal resistance. The Silicon has thermal conductivity of k=149 W/m.K and 
for the die area specified above with 0.2 mm thickness, the thermal resistance of the 
die is found to be Rth= 0.895 °C/W. Therefore the total thermal resistance of the 
package is the summation of the die and copper heat sink thermal resistances (since 
they are in series). The total thermal resistance is Rth-tot= 0.166+0.895 = 1.061 °C/W.
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In order to calculate the absolute maximum power the package can sustain, then few 
assumptions have to be made. These are the die breakdown temperature is 200 °C and 
there is a perfect cooling at the package bottom side to keep it at room temperature of 
20 °C. Applying the heat flow equation (3.3) defined above the total power the 
package can dissipate is found to be 
H = (200-20)/1.061 = 169.65 Watt
If the device is going to operate at its break down temperature then the device will not 
live for long therefore manufactures normally set maximum die operating 
temperature, also a maximum ambient temperature the device can work in has to be 
specified. For LDMOS devices the maximum operating temperature is specified to be 
125 °C and the maximum ambient temperature for civil applications is 85 °C. 
Applying these figures on the heat flow equation (3.3) reveal H=(125-85)/l.061=37.7 
Watt however this figure can go down when non-ideal die to package base is 
involved. In addition this type of surface mount packages are usually mounted on a 
PCB board, since the PCB board has its own thermal resistance, the above power will 
go down accordingly.
The package of Fig. 3.36 was simulated for its thermal behaviour using SolidWorks 
software. The junction temperature was set to 200 °C, which represents the worse 
case scenario. The first thermal simulation assumed that the package bottom plane 
(ground plane) is exposed to room temperature (by attaching a perfect heat sink) and 
therefore this surface was set to 20°C.
Temp (ColstJi)
Top View Bottom View 12 000e+002 1 8 50+ 002  1 700e+002 
.1 550+ 002
+0
1 400+ 002
1 260+ 002
1 100+002
9 500e+001
8 000+001
6600+ 001
5 000+001
3 500+001
2 000+001
Fig. 3.37 Package heat distribution when package exposed directly to room 
temperature from the bottom side
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The above simulation results show no problem for the package to dissipate the heat 
generated by the MMIC inside. Since the package is normally mounted on a test 
(PCB) board; therefore if the test board supporting the package is a coplanar structure, 
then the heat will be enclosed within the area directly beneath the package and the 
only way for this heat to escape is through the package bottom metal plane sides 
which are set to room temperature during the simulation shown in Fig. 3.38 below.
Temp (Celsius)
12 000©+002 1 8S0e+002 17008*002 
.1 550e+002 
1 400e+002 
1 2S0e+002
1 100e*002 
9 SOOe+OOl 
8 000e*001 
6500e*001 
5000e+001 
35008*001
2 0008*001
Fig. 3.38 Package thermal distribution when no heat sink underneath the package is 
present but only the bottom metallization layer sides are exposed to room temperature
The results of Fig. 3.38 above shows that the temperature across the package will 
reach 130 C° near the via section, which represents a significant problem as the LCP 
material has a very high z-axis thermal expansion coefficient. Consequently, this 
extreme temperature might lead to cracks in the connection between the via and the 
via pads which would compromise package reliability and mechanical stability.
In most cases, the design of the PCB board to which the package is mounted is based 
on a conductor-backed-coplanar structure (CPWG) which imposes multiple vias 
connecting the top and bottom metallization layers. These vias can act as thermal vias 
or thermal escape path between the package bottom metallization layer and the heat 
sink where the PCB board is attached. This condition was taken into consideration in 
a thermal simulation where nine (0.3 mm diameter) 250 um high vias (which 
represents the mounting board thickness) were attached to the package bottom 
metallization layer. To represent the worse case scenario the whole package was 
assumed to be isolated from the outside world with the only way for heat to be 
dissipated being through the mounting board thermal vias (in this simulation the 
mounting board vias bottom surface was set to room temperature, i.e. 20°C). The 
simulation results are shown in Fig. 3.39. It is clear that the whole package will be
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exposed to very high temperatures, risking excessive thermal expansion in all 
directions, especially in the z-axis. A solution is therefore required to minimise this 
problem.
Top View Bottom View
Temp (Celsius)
2000K 002
. 1 850+002
I .1 700e*002
.1 S50e*002
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.8  000.001
.6  500e*001
LSOOOe+OOl
, 3.500e+001
[2.000e*001
Fig. 3.39 Package thermal distribution when nine thermal vias are present and no 
heat allowed to escape from the package sides
One solution is to increase the number of thermal vias underneath the package. An 
attempt was made to do this by increasing the number of vias underneath the package 
from nine to sixteen. The simulation results are shown in Fig. 3.40 below.
Top View Bottom View
Temp (Celsius)
,2  000e*002
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.1 7 0 0 *002
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. 1 4 0 0 * 0 0 2
i.1 2 5 0 * 0 0 2
.1 1 0 0 e^» 2
. 9.500*001
_8.000e.001
,6500e^X>1
i. 5  000+001i.3 .5 0 0 .0 0 1■.2  000+001
Fig. 3.40 Package thermal distribution when sixteen thermal vias are present and no 
heat allowed to escape from the package sides
As expected the extra thermal vias have reduced the temperature across the package 
from 130 C° down to 70 C°, which represents a considerable heat reduction.
The final simulation attempt was based on the setup shown in Fig. 3.40 where it is 
assumed that the heat can escape through the PCB board vias and from the package 
bottom metallization layer (plane) sides as well. The simulation results show a 
significant improvement in the package heat dissipation, and are shown in Fig. 3.41.
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Fig. 3.41 Package thermal distribution when sixteen thermal vias are present and the 
heat was allowed to escape from the package sides
This is a considerable reduction in the heat distribution across the package therefore it 
is important to provide enough space around the package bottom metallization layer 
for the heat to escape efficiently.
3.9 Summary
This chapter details the development of novel, low-loss, thermally enhanced LCP 
packages with the combined advantages of being low-cost and having excellent 
broadband performance, possessing less than 0.3dB of insertion loss over a wide 
frequency bandwidth (DC-50 GHz). Robust design procedures and methodology, 
along with optimisation techniques have been established, and extended to include 
PCB-to-package launching effects. Transition between package layers has been 
achieved using micro-vias. This is a technique that has proven to be effective in 
optimising the transition itself through the proper adjustment of the via’s electrical 
parameters in order to achieve a match to the package 50 Ohm transmission lines. 
Thermal analysis and optimisation has been carried out, and is used as a design guide 
to determine the maximum power handling and heat dissipation constraints of the 
packages.
In summary, LCP material has been used as a low-cost alternative to expensive 
ceramic substrates. The excellent characteristics of the LCP materials coupled with 
the optimised micro-via design has resulted in impressive package performance up to
50 GHz.
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The aims of this chapter are to present a literature review of the various packaging 
technologies, to identify the considerations relating to packaging of high-power active 
devices, and to discuss in detail the different systems used to measure high-power 
devices. A new and novel non-linear measurement system is presented that has been 
designed to characterise the high-power packaged devices discussed in this thesis. 
This is presented along with the results of measurement-based verification.
4.1 High-Power Package Technologies
Packaging is crucial factor in maximizing the performance of RF power transistors. 
Regardless of the type of active device, a high-power package is always required to 
provide an electrical (RF) signal path, DC feeds and most importantly a means of 
dissipating the excessive heat that is associated with high power devices. Since the RF 
power device tends to be the most expensive component within high-power Power 
Amplifiers (PAs) [1], and the PA itself is the most expensive component in a cellular 
base station, there is substantial market pressure to reduce the cost of the transistor 
and its packaging without sacrificing performance.
With these market pressures driving improvements in device technologies, the power 
rating of high-power solid state devices has increased over time. This has however 
placed additional pressure on the high-power packaging industry; to cope with 
increasing semiconductor devices performance whilst keeping package cost to a 
fraction of the active device cost. Two main types of high-power package have 
become very popular for high-power applications. These are firstly ceramic packages, 
that offer high performance but tend to be expensive, and over-molded plastic 
packages, that offer moderate performance at low cost.
4.1.1 High-Power Ceramic Packages
For many years ceramic packages [2, 3] have been used to house RF power transistors 
due to their good thermal and electrical performance. This kind of package has
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consistently managed to fulfil the performance and reliability demands imposed upon 
them. However, the resulting cost-per-package can represent a significant portion of 
the overall price of the high-power transistor; hence numerous developments have 
been undertaken in the past to develop more cost-effective packaging.
Fig. 4.1 High power ceramic package [4]
The package of Fig. 4.1 combines a thermally and electrically conductive metal base 
with a ceramic ring to isolate the input and output leads. The base is made of a 
copper-tungsten alloy where the ceramic ring is attached to it by means of a high- 
temperature brazing process. Additionally, the package base is gold plated to allow 
the die to be attached by means of a second high-temperature process, conventionally 
called eutectic bonding. Finally, the package is capped with a ceramic lid that is glued 
to the ceramic ring and the input and output leads for environmental protection. 
Depending on the transistor technology, different heat transfer mediums have been 
introduced to dissipate the heat from the high-power transistor. For example, the die 
can be attached directly to the package heat sink via a eutectic bonding process (this 
normally happens at 320 C° for Gold-tin attachment and at 400 C° for Gold-silicon 
attachment). This kind of heat dissipation technology is considered to be the most 
efficient and lowest cost solution. Since the package is normally placed directly onto a 
heat sink, this will provide a direct thermal path to dissipate the heat from the package 
bottom side.
Another suggested technique which is applied to MOSFET power transistors include 
the use of diamond as a thermal transfer medium [5], which is a very expensive 
solution. Other methods engineer the package metal heat sink to dissipate the heat 
from the package top side by inverting (flipping) the die inside to allow maximum 
heat dissipation through air convection [6, 7].
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4.1.2 High-Power Plastic Packages
This is a well established technology [8, 9] for normal power integrated circuits (IC) 
applications, but it has recently improved to serve the needs for RF power transistors 
(Fig. 4.2). These improved capabilities include lower moisture absorption and a stable 
dielectric constant. The technology provides the necessary technical performance at 
costs roughly one order of magnitude less than the existing ceramic approach. The 
cost reductions are achieved by eliminating the costly ceramic ring, and its 
cumbersome and expensive brazing process. Innovations in polymer materials 
(plastics) have made it possible to use these packaging types for demanding high- 
power RF PA applications.
Fig. 4.2 350 Watt high power plastic package [4]
There are two classes of synthetic polymers used in RF packaging today [10]: 
thermoplastic and thermosetting polymers. Thermoplastics are processed by means of 
heat and pressure alone, without a chemical reaction. Upon cooling, thermoplastics 
either crystallize or transform to a glassy state. Thermosetting polymers (epoxies, 
bakelite, Formica) chemically react upon the application of heat, causing an increase 
in the molecular weight. This chemical reaction leads to full conversion of all reactive 
groups to produce a polymer with substantial hardness, high heat distortion 
temperatures, and both good chemical and physical resistance.
The chip is normally bonded to the lead frame using wire bonding, then the whole 
package is encapsulated in a polymer which acts as a dielectric insulator shield against 
the outside environment. Since the polymer acts as a dielectric, it can give rise to 
package parasitics and degrade the transistor performance. However, this effect can be 
compensated or minimized with a proper matching design.
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The manufacturing process for this kind of package involves complex assembly and 
aligning machines. It involves a large metal frame with numerous transistor frames 
connected to each other. The dies are attached one by one to each transistor frame and 
bonded. Then the whole assembly is injected with plastic mold to form the complete 
transistor. Finally bonded transistors are cut (either saw or laser machined) to obtain 
individual transistors; this makes this kind of technology suitable only for high 
volume production.
Different applications require different package size, power handling capability and 
bandwidth. In terms of physical size, the smaller the package the less it will cost, and 
for high power applications, the less heat it will dissipate. Therefore a compromise 
solution has to be selected which provides good package thermal management at 
lower cost. However package thermal management can be controlled and designed at 
the material selection stage as well as at the package physical design stage. For 
example the above described ceramic package has excellent thermal dissipation but it 
is very expensive. Conversely, the above described plastic package is much cheaper 
than its corresponding ceramic counterpart, but its thermal management is heavily 
dependant on the device power rating and its technology, polymer used, as well as the 
moisture absorption rate, which is much higher than that of the ceramic solution.
An optimized solution, which combines the high electrical and thermal performance 
of the ceramic packages with the low-cost of the plastic packages is under continuous 
demand. The objective of the high-power package part of this thesis is to investigate 
this optimum solution. Therefore, and based upon the laminate properties discussed in 
Chapter 2 of this thesis, a high-power laminate has been deployed in this work to 
investigate its suitability for high power packaging applications. The laminate based 
package solution can fill the missing gap between the ceramic and plastic packages in 
terms of cost versus performance, and this is illustrated in Fig. 4.3 below.
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Fig. 4.3 Cost versus performance for different high power packaging technologies
Laminate based high-power packages are based on the PCB manufacturing 
technology and are therefore most suitable for batch processing and lower 
manufacturing volumes than plastic equivalents. With the excellent electrical and 
thermal performance and low moisture absorption properties of laminate, this 
technology has a promising future.
With advances in semiconductor technologies, high-power semiconductor devices are 
increasingly cooler under loaded operation. Thermal simulations are normally carried 
out to characterise the package’s thermal behavior and optimize its performance. For 
the high-power package discussed in this thesis, only thermal simulations were 
performed.
The other important aspect of the package is its electrical performance. Ideally the 
package should provide a transparent transition between the die and the outside world. 
This of course is not the case in reality; conventionally, the package is designed using 
an electromagnetic (EM) simulation tool to make sure that the package components 
are behaving within the package specifications such as insertion loss, return loss, 
isolation, as well as checks for any cavity resonances. However, in high-power 
applications, electromagnetic simulation may not offer adequate accuracy in order to 
guarantee that the package will work properly when the die is attached and bonded. 
This is simply because at high power levels and when the device is encapsulated 
inside the package, there will be significant electromagnetic interaction. This might
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appear in the form of unexpected resonance which causes oscillation (this normally 
happens due to the energy at the transistor output finding a way to the input), another 
consequence is reduced electrical performance due to poor thermal properties.
One problem associated with measuring high-power devices is that the low output 
impedance of these devices in relation to the conventional 50 Ohm measurement 
impedance makes it difficult to realise the optimum device output impedance. 
Matching networks are normally employed to tune the load presented to the device in 
order for the device to deliver its maximum power. This tuning process is normally 
called load-pull (i.e. the load is forced to a certain desired value) and when passive 
components are involved in the load-pull process then the process is called passive 
load-pull. Passive load-pull is very easy to implement and to work with up to certain 
limits. These limits are set by the losses associated with the passive load-pull system 
components (e.g. tuners, stub-tuners, etc...). Hence the load(s) presented by the 
measurement system cannot reach the boundary of the Smith Chart due to these 
losses, and in the case of very high-power devices, it becomes difficult, if not 
impossible to present the required impedance to the Device Under Test (DUT).
The other important factor associated with package performance is the effect the 
package has on the harmonics generated by the DUT. Modem PA design employs 
waveform engineering using voltage and current waveforms generated by the DUT to 
optimize performance in terms of efficiency, linearity, etc. This can be achieved using 
either a passive or active load-pull systems. In the active load-pull process the load is 
‘pulled’ to a certain value electrically using an external RF source with frequency 
identical to the DUT frequency.
Additionally, the need to accurately measure these harmonically rich waveforms 
requires careful calibration of the measurement system in order to obtain the required 
information. Initially power measurement systems are usually calibrated using 
standard calibration procedures, such as those presented in chapter 2 of this thesis. 
However, these calibration procedures can give only the product of the system 
transmission tracking (e 10632 and eoie23) and reflection tracking (eioeoi and 
coefficients. Additional calibration steps are thus required to separate the product 
error coefficients into their individual components (eio, eoi, e32 and e23). The 
magnitude, the minimum requirement for scalar power measurement, can be easily 
achieved by attaching a spectrum analyzer or power meter to the system calibration 
ports. Separate the phase information of each error coefficient, essential for
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waveform measurements, requires extra calibration step. This involves either 
attaching a very specialized phase calibration standard or a calibrated sampling 
receiver to the system calibration ports. This step allows non-linear measurement 
systems to obtain the phase information not just at the fundamental but also of each 
harmonic [11]. This type of system is thus able to reveal a lot of information about the 
DUT but its implementation is rather complicated and can be more expensive than the 
basic scalar power measurement load-pull systems. The package measurement 
techniques using these systems along with the basis of operation of the passive and 
active load-pull systems are discussed in the next section.
4.2 Measurement Techniques for High Power Packages
The electrical measurement of high-power packages can be classified into two main 
categories, specifically passive and active measurements. Passive measurements 
similar to those discussed in Chapter 2 and 3 of this thesis can be implemented with 
some modification which involves placing a transmission line inside the package and 
bonding it to the package leads [12]. This method provides valuable information about 
the package, but as discussed earlier more advanced measurements which include 
placing an active device inside the package may become necessary.
For the active measurement approach, the measurement system is required to provide 
the appropriate source and load impedances in order for the device to deliver its 
maximum power. Note that different impedances are required to maximize device 
power, gain and efficiency.
This process is denoted as source and load-pull, where the source and load 
impedances presented to the DUT are tuned externally to obtain optimum device 
operation. This impedance tuning can be performed at the fundamental frequency of 
operation, as well as at the harmonic frequencies, and in this case is termed harmonic 
source and load-pull.
Unfortunately, most if not all measurement systems are based on a 50 Ohm 
characteristic impedance. This in turn creates a large mismatch between the system 
characteristic impedance, and the high-power DUT input and output impedances.
The source impedance mismatch can be overcome by increasing the drive level (drive 
the device harder). On the other hand, at the device output, due to the high mismatch 
between the measurement system characteristic impedance and the DUT output 
impedance (e.g. sub 2 Ohm for a 100W LDMOS device) the only way to get the
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device to deliver its maximum power while reaching its optimum equivalent thermal 
state is by providing a proper matching at the device output plane. Hence, output 
load-pull is essential if high power devices are to be characterized under system 
relevant operating conditions; this can be achieved using either a passive or active 
load-pull systems.
These passive and active load-pull systems come with their own advantages and 
disadvantages which are summarised below [13]:
Passive Load-pull M easurem ent System : Passive load-pull can be easily 
implemented by attaching a load tuner, usually comprising a phase shifter and 
variable attenuator to the output of the DUT (Fig. 4.4). This configuration allows 
control of the magnitude and phase of the reflection coefficient presented to the DUT 
(rLoad)* This reflection coefficient can be quantified in terms of the impedance 
presented to the device.
Impedance Controlling 
Elements
Input
DUT
Output 
 ► a
/r,
Load
~7~
Attenuator !
7----
Phase Shifter
a
Fig. 4.4 Passive load-pull measurement system concept
In the system shown in Fig. 4.4, and while the DUT is delivering energy into the 
measurement system (a), the impedance controlling elements will reflect part of that 
energy back to the DUT (b). The maximum theoretical reflection coefficient which 
can be obtained from this method is |FLoad|= l (all injected energy is reflected back to 
the DUT) and the minimum is zero (all injected energy is absorbed by the impedance 
controlling element). However, in a real-world implementation, any losses introduced 
between the DUT and the impedance controlling elements or losses introduced by the 
impedance controlling elements themselves will reduce the amount of energy 
reflected back to the DUT (b) and therefore will limit the synthesised reflection 
coefficient to a value |TLoad^l •
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Practically, the impedance controlling elements in Fig. 4.4 above can not be placed 
immediately after the DUT due to the presence of other components such as 
launchers, mounting board, test fixtures, couplers, etc. These components are 
normally lossy. In addition, impedance controlling elements themselves will add loss 
with even the very highest quality tuners being reported as introduce some degree of 
loss [14]. Therefore, when load-pulling a high power device that requires very low 
output impedance and a reflection coefficient approaching unity, the passive load-pull 
system may fail to reach these extremes. This limitation significantly reduces the 
suitability of passive load-pull systems for fully characterising high power devices, 
hence package evaluation.
The package itself could also have a huge impact on the harmonics generated by the 
DUT and therefore characterising the packaged device at the harmonics is necessary. 
This issue has attracted researchers to develop systems that use classical passive load- 
pull systems in conjunction with a Vector Network Analyser (VNA) [15, 16]. Such 
systems require relatively long measurement times in order to perform a complete 
load-pull characterisation of a device. This becomes particularly noticeable when 
devices are optimised for harmonic, as well as fundamental loads, in this case the 
device performance has to be measured for many combinations of the harmonic 
impedances. For example, an optimisation over three harmonics with a grid 
containing 100 points at each frequency would lead to 100 measurements. 
Furthermore, sweeping impedances at the device output plane provides only limited 
understanding of the device mode o f operation, which becomes an important point 
when analysing the device or amplifier’s performance. The ability to measure and 
control the relative phase of all harmonics is critical when characterising more 
complex, multiple-device structures such as the Doherty amplifier. One issue 
associated with these systems is the need for a sensing coupler to be inserted into the 
load-pull path. The couplers themselves introduce losses which limit the area of Smith 
chart that can be scanned, and hence limits the ability of these systems to characterise 
high-power, very low impedance devices. When characterising high-power devices 
with output impedance near the boundary of Smith chart using passive load-pull 
measurement system it is essential to attach the passive load-pull tuner between the 
device under test and the sensing coupler. Thus measurement accuracy will suffer, 
even when the tuner s-parameters are accurately measured. This is because when the 
tuner reflection coefficient is set near the boundary of Smith chart then most of the
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energy will be reflected back to the device under test. This makes it difficult to 
compute accurately the power delivered by the device under test from measurements 
that are now performed on the other side of the passive tuner.
Fortunately, active load-pull systems are capable of overcoming these limitations, 
thus avoiding the need to relocate the sensing coupler; these systems are discussed in 
more detail in the following section.
Active Load-Pull Time Domain M easurem ent Systems: The disadvantages 
associated with the passive load-pull systems described above can be overcome by 
using time domain/waveform measurement systems in conjunction with an active 
load-pull. This setup allows for device optimisation through waveform engineering 
[11, 17]. The basic concept for the active load-pull technique can be explained using 
the open loop architecture shown in Fig. 4.5 below. In this model the passive 
impedance controlling element used in the passive load-pull system is replaced by a 
load-pull power source with full control over the load-pull signal magnitude and 
phase. By injecting energy from the load-pull source (b) to the DUT output, any 
impedance can be synthesised, including impedances that lay outside the Smith Chart 
area i.e. |r Load|>l.
OutputInput Active Load-Pull
DUT
Amplifier
Power SourceLoad
Fig. 4.5 Open loop active load-pull measurement system concept
A number of different, active load-pull measurement systems have been developed to 
enable the characterisation of high-power transistors. Among these is the feedback 
architecture [18, 19] where part or all of the DUT signal is amplified and injected 
back to the DUT in order to synthesize an impedance at the device reference plane. 
This kind of load-pull techniques is prone to oscillation in the feedback loop causing 
device instability and measurement failure. In this case, incorporating narrow-band
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filters for the fundamental and every harmonic in the feedback loop becomes essential 
in preventing oscillation problems.
Another active load-pull technique is feed forward [20, 21]. In this kind of 
architecture a single load-pull source is used to both drive and load-pull the DUT with 
the output path being tuned and boosted via the use of impedance controlling elements 
and a power amplifier. This kind of system can be operated in a stable condition but 
since mechanical tuners are involved in the load-pull measurement, the process can be 
quite slow.
The open-loop load-pull concept shown in Fig. 4.5 above is adopted in this thesis as a 
basis for the new design of the high-power time-domain measurement system, with 
active harmonic load-pull that is capable of characterising high-power LDMOS 
devices used to measure the packaged high-power devices presented in this thesis.
4.3 High-Power Time-Domain Active Harmonic Load-pull 
Measurement System Overview
Characterizing high-power packaged devices in excess of 30 Watt can become 
problematical. This is mainly due to the relatively low voltage swing of these devices 
which means that the optimum output impedance is in the range 0.5-2 Ohms. This 
provides a considerable challenge for the load-pull measurement systems, which are 
normally built using standard 50 Ohm RF components.
Regardless of the measurement system used, passive or active, this large impedance 
mismatch can lead to high Standing Wave Ratios (SWR) in excess of 25, which 
causes very large voltage and current peaks along the transmission path which can 
easily damage cost-sensitive system components. In addition, the implication of a 
high impedance mismatch on active load-pull measurement systems also results in a 
rapid increase of the load-pull power levels required to emulate such low impedances. 
Simple scaling of the output power capabilities of the active load-pull would become 
rapidly prohibitive.
For the novel design presented in this thesis, a comprehensive and in depth analysis of 
the active load-pull systems, coupled with the theoretical understanding has been 
applied to passive and active load-pull systems in order to identify the key constraints 
of both systems, when operating at high powers. The results of the analysis have been 
used to develop the new high-power active load-pull system by incorporating two 
broadband impedance transformers that dramatically reduce the power levels required
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from the active load-pull system, needed for device characterization. The analyses of 
the impedance transformer designs and impedance value optimisation are discussed in 
great detail. Also, a novel approach which involves combining passive and active 
load-pull systems into one powerful system is discussed.
4.3.1 Load-pull Measurement Systems Limitations
The consequences of combining high output power and low output impedance can 
create two significant problems that must be addressed in the design of load-pull 
systems. The first relates to the large voltage standing wave introduced when the 
impedance controlling element is not directly located at the device output terminals. 
This is a constraint for both active and passive load-pull systems alike, even if sensing 
components are not required. The second factor relates to the ability of active load- 
pull systems to achieve impedance control at high-power levels.
4.3.2 Voltage Standing Wave Effect in Load-pull Systems
The voltage standing wave (VSWR) effect can be analysed initially using a passive 
load-pull measurement system (Fig. 4.4), and the results applied directly to active 
load-pull systems. In order to quantify the impedance controlling element offset 
constraint, consider the simple passive load-pull measurement system model of Fig. 
4.6 below where the DUT is represented as a voltage source Vd in series with an 
impedance Zd. The DUT is connected to the passive load-pull measurement system 
via a 50 Ohm transmission path. In order for the DUT (Fig. 4.6) to deliver its 
maximum rated power Pd, it needs to see the complex conjugate of its effective 
internal, large-signal output impedance.
V(0) m  V(0
' H---- M , •
pVWWSft- 1
Zd Pd Zo (50ft), P, Vo Pd !
V d K
T l p
/I
DUT Emulated 
Load Ref. Plane
Load Ref. Plane
Fig. 4.6 Passive load-pull measurement system methodology
Ideally, the impedance controlling elements (e.g. RF tuner) should be connected 
directly to the DUT without any transmission line in between. Practically however,
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this is either not possible or not desirable. For example, in order to be able to perform 
waveform measurements, sensing couplers have to be inserted between the DUT and 
the impedance controlling element. Due to this offset length between the DUT and 
impedance controlling element and depending on the frequency of operation, a 
voltage standing wave is introduced. The greater the distance between the DUT and 
impedance controlling element, the higher the probability for peak voltages to occur 
within the transmission path.
The voltage standing wave along the system transmission path can be defined in terms 
of delivered power (please refer to appendix C for full derivations) as follows,
V(Z)= I 2 ?d Z° .(l + r „ .e -2^ )  (4.1)
V >-|r Lp|
Here, P is transmission line propagation constant and Tlp and Vt are the Load-pull
and impedance controlling element reflection coefficients respectively (Fig. 4.6). The
term e-2^  represents the reflection coefficient phase along the system transmission 
path, and the maximum voltage can be written as
v max =V2 pd Z„ SWR where (4.2)
SWR = 1 + !rLP|
H r Lp|
Note that if Tlp in equation (4.1) is greater than 1 then in this case the load-pull source 
will act as generator while the DUT will act as sink and therefore the Tlp term should 
be replaced by 1 / T l p .
To visualize the problem, consider as an example a 100W device with a IQ optimum 
impedance, being load-pulled at 2.1 GHz using passive load-pull system. The 
wavelength at this frequency is X^15 cm, and plotting the voltage using equation (4.1) 
as a function of the electrical length (Fig. 4.7) reveals that a massive voltage peak 
(707 Volts) could occur within the passive system transmission path.
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Fig. 4.7 Voltage standing wave in passive load-pull measurement system when 
characterizing 100 Watt (lO ) and 250 Watt (0.4Q) devices, similar curves obtained
for active load-pull system 
To avoid this massive voltage peak, the impedance controlling element would have to 
be placed as near as possible to the device (point 1 in Fig. 4.7).
From a practical point of view, even in pre-calibrated commercial impedance 
controlling tuners which avoid the need for sensing couplers; this is very difficult to 
achieve. Connectors and mounting board generally have to be placed between the 
tuner and DUT. This will force the impedance controlling element to work at either 
point 2 or 3 (Fig. 4.7), introducing at least one voltage peak.
A voltage breakdown between the signal line and ground may occur at this peak 
consequently damaging the tuner; this behaviour is conventionally described as the 
“Corona” effect.
This problem will get worse when emulating even lower impedances (<0.5 Ohm) for 
devices with higher output powers resulting in excessive peak voltages (Fig. 4.7), and 
leading to potential damage within the transmission path connecting the DUT and 
tuner. Clearly, the current approach which utilizes 50 Ohm impedance lines faces 
limitations when applied to high-power devices.
Note that the above SWR analysis and results are also valid for the active 
measurement system since the only change involves replacing the passive tuner with 
an active load-pull source, as will be seen in the next sub-section.
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4.3.3 Load-pull Power Levels Associated with the Active Load-pull 
Measurement Systems
The model of Fig. 4.6 can be extended to an active load-pull measurement system by 
replacing the passive timer with an active load-pull source (Fig. 4.8).
m
max max
iii
P lp Plp
V" ir>
i rLP 
DUT Emulated Equivalent Load
Load Ref. Plane Ref. Plane
Fig. 4.8 Active load-pull measurement system model representation
In this model the load-pull source is represented as a voltage source V lp  in series with 
impedance Z lp , which in this case is set to the system characteristic impedance 
Zo=50Q. The circulator is inserted just before the load-pull source to dissipate the 
energy delivered by, and reflected back from the DUT into the 50 Q load which can 
be defined as Plp + Pd- Again, in order to eliminate the voltage standing wave peak in 
the measurement system transmission path, the circulator would have to be placed as 
near as possible to the DUT. This again is not practical as in the active load-pull case, 
it is generally necessary and desirable to insert sensing couplers between the DUT and 
the active load-pull system as this allows waveform measurement. Hence such 
systems are subject to repeated voltage and current standing wave peaks.
For the same 100W device defined previously being actively load-pulled, the voltage 
standing wave across the system would have the same values to the voltage standing 
wave in the passive system (Fig. 4.7). In contrast to the passive load-pull 
measurement system however, the corona effect in the active system is minimized due 
to the elimination of the airline tuners, although the system is more susceptible to 
repetitive peaks.
The load-pulling process in active load-pull systems is achieved by injecting a phase 
coherent RF signal from the load-pull source (P lp )  to interact with the RF power wave 
delivered by the device (Pd).
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As well as the voltage standing wave issue, the power levels can become prohibitive 
when extending the active load-pull measurement system to characterize high power 
low impedance devices.
The load-pull power problem can be quantified using the model illustrated in Fig. 4.8, 
since the load-pull source is connected to the measurement system via the circulator 
then ideally, it will see a perfect match regardless of the device condition. On the 
DUT side, the load-pull signal V0+ generated from the load-pull source will travel via 
the circulator, propagating towards the DUT output and combining at the DUT with 
the DUT output to generate the signal V0~. Note that the V0 signal passes into the 
circulator and gets dissipated into the load connected to the circulator.
V0+ relates to the load-pull power Plp whilst V0~ relates to the generated power Pgen. 
Both signals will see the same impedance which is normally set to the system 
characteristic impedance Zo (50 Ohm). Therefore V0+ and V0“ could be written as a 
function of P lp  and Pgen respectively, as follows,
o 2 / Zo ]  and Pgen = 0.5 • Ref V0“ V Zo 1 (4-3)
1 J \  ' J
The synthesized load-pull reflection coefficient seen by the DUT can be written as
(4.4)
Therefore T,p in equation (4.4) can be written as
ip
>p
gen
(4.5)
Based on the energy flow in Fig. 4.8, the following power equation can be written,
P8e„ =  Plp +  Pd (4 6 >
Since the delivered power (Pd) is directly dependant on the emulated load impedance, 
an expression for Pd can be written as
Ph = P.
T 2 ^ / 2 ^
1 - r iP 1 - r aV V ) (4.7)
i - r ,prd
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Where Pav is the maximum available power delivered by the device under optimum 
load (please refer to Appendix C for detailed derivations). Substituting equation (4.5) 
into (4.6) and re-arranging yields
1^  |2
T- (4 8 >P LP “ P d
LP
l -  r LP
Equation (4.8) can be represented by the following signal flow graph (Fig. 4.9).
v + •-vo
r=o
Fig. 4.9 Signal flow graph for the measurement system model of Fig. 4.8
For example, in order to load-pull the above 100W (lf2) device, the load-pull power 
requirements can be plotted as a function of the emulated load reflection coefficient, 
as shown in Fig. 4.10 below.
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Fig. 4.10 Load-pull power requirements as a function of the emulated load-pull 
reflection coefficient when characterizing 100W (IQ) device
Note that the load-pull power required to emulate such low impedance (1H) is 1200W 
[22], which represents a power level significantly larger than the device output power. 
Based on the example above, in such cases, it is therefore necessary to reduce the 
load-pull power levels and consequently the voltages in both active and passive 
systems down to a reasonable level if  load-pull characterization of present and 
emerging high-power devices is to be achieved. This could be achieved by lowering
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the system impedance to levels closer to the DUT impedance. This can be realized via 
the integration of an impedance transformer or matching network in between the 
measurement system and the DUT.
4.4 New  M e a su re m e n t S y stem  D esc rip tio n
A new measurement system that combines time-domain waveform and active load- 
pull entities has been developed, and it is based on previous open-loop system 
developed at Cardiff University in the past few years [17, 23].
Fig. 4.11 illustrates the block diagram of this new system, which essentially measures 
the absolute incident and reflected voltage waveforms at the calibrated reference 
plane(s), and is based around the two-channel Microwave Transition Analyser 
(MTA). The synthesized sweeper is used as a source signal generator, while the active 
load-pull system comprises a set of phase-coherent signal generators and amplifiers 
that are responsible for presenting the desired fundamental and harmonic impedances. 
With the exception of the DUT, the characteristic impedance of the system is 50 Ohm.
E S G
E S GSynthesised
Sweeper
E S G
P o r t  1 P o r t  2
C o u p l e rC o u p l e r
I m p e d a n c e  T r a n s f o r m e r s
B ia s
D C
B i a s
MTA
Fig. 4.11 Active load-pull measurement system including impedance transformers
The large relative difference between the system and DUT impedances effectively 
limits system capabilities. The system has therefore been modified to accommodate 
impedance transformers at the DUT input and output ports to bring the system
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characteristic impedance down (device impedance up) to a level that allows high- 
power devices to be load-pulled quite easily.
4.5 Im pedance Transform ation Solution
Incorporating impedance transformers between the DUT and the load-pull 
measurement system changes the impedance demands on the system. This change has 
an immediate impact in reducing the voltage standing waves in the system as well as 
the required load-pull power levels.
However, introducing a matching network in the passive load-pull system limits the 
area of the Smith chart that can be synthesized due to the losses associated with these 
networks.
To analyze the impedance transformer effect, consider the model of Fig. 4.12 where a 
100 Watt device is connected to the load-pull measurement system via two impedance 
transformers.
Broadband Impedance 
Transformers
f  100  W a tt 
D e v ic e gen.
In p u t o50 Q Line
LP
io
Emulated Load Plane
Load-PullLP
Fig. 4.12 Impedance transformation representation for the active load-pull system
The power delivered into the emulated load at the device reference plane is limited by 
three important factors; the capacity o f load-pull power amplifier, the difference 
between the device optimum impedance and the characteristic impedance of the 
measurement system, and finally the power rating of the device itself.
The process of active load-pull involves injecting a phase coherent RF signal from the 
load-pull source (PLp) in order to balance the RF power generated by the device (Pgen) 
such that the required load is presented. The difference Pgen-PLP gives the net power 
delivered (Pd) to the emulated load at the device reference plane.
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The transformer effect on the load-pull power levels could be modelled and derived 
using the simple Signal Flow Graph (SFG) of Fig. 4.13 below.
: f  eja
1 H d b - d a )
L P  |
b, e j(fct  J   * a s ej<te
Emulated Load Plane 
Fig. 4.13 Lossless impedance transformer signal flow graph (SFG) representation on 
the measurement system load side of Fig. 4.12
Where a s e ^  represents the injected complex signal to the transformer from the load-
pull source, |T| is the impedance transformer reflection coefficient which is basically a
measure of the transformation ratio, while | r lp | e j( h^ ^ i s  the load-pull reflection
coefficient seen by the device at the DUT plane (emulated load plane).
A formula that relates the load-pull power (Plp) to the impedance transformer
reflection coefficient (|T| e ja ) and the load-pull reflection coefficient (|Tlp | e j* )  can be 
deduced (equation 4.9) from the signal flow graph of Fig. 4.13 above.
„ pdirLp|? +|r|2 -
Where,
4> =  <l>b “ ^ a
It’s clear from (4.9) that the load-pull power requirements depend on the relative 
difference between the load-pull reflection coefficient phase <|> and the phase of the 
impedance transformer reflection coefficient a . The minimum power occurs when 
0 -  a  = 0 and the cosine term goes to 1. Therefore in order to minimize the load-pull 
power requirement it is essential to have a  = <j>, which can be achieved by adding a 
length of the low impedance line or line-stretcher (the effect of this extra line can be 
easily removed using conventional TRL calibration procedure). If this is not the case, 
the load-pull power requirement will increase as the angle (f> departs from a , with the 
resultant load-pull power being obtained from (4.9).
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In order to demonstrate the impact o f the impedance transformer on the load-pull 
measurement system, consider again the 100W (IQ) device being load-pulled using 
either a passive or active load-pull measurement system. By introducing an 
impedance transformer between the DUT and the measurement system and applying 
equation (4.1), it can be observed that the voltage standing wave will decrease with an 
increased transformation ratio (Fig. 4.14).
Note that in the above graph the impedance transformer losses have been ignored 
which could create a problem for passive load-pull systems.
800
50:50
700
50:40600
500
50:30
D> 400
50:20300
200 50:10
50:5100
50:1
X/2
Distance
Fig. 4.14 Voltage standing wave for different transformation ratios in the active and 
passive load-pull measurement systems, when characterizing a 100 Watt (ID) device
In addition, in the case of active load-pull systems, the impedance transformer also 
reduces the load-pull power demand when synthesizing different load impedances. 
Consider the same 100 Watt device specifications when substituted into equation (4.9) 
while setting the cosine term to unity (optimal condition) and plotting the results for 
different transformation ratios as shown in Fig. 4.15 below. Note that the delivered 
power curve (Pd) was calculated using equation (4.7) and added for clarification.
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Fig. 4.15 Load-pull power levels vs synthesized load-pull reflection coefficients 
using different transformation ratios for 100W (1 Q ) device
Similarly, using equation (4.9), another useful result that summarises the relationship 
between load-pull power requirement and impedance transformation ratios, can be 
obtained and is shown in Fig. 4.16 below.
1200
a.
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Io
CL 600
3
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-6roo
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400
50:1
200
50:10 50:20 50:30 50:40 50:50
I m p e d a n c e  T r a n s fo r m a t io n  R a t io  
Fig. 4.16 Load-pull power requirements vs impedance transformation ratio when 
characterizing 100W transistor with 1 Q optimum load impedance
Using equation (4.9) and fixing the magnitude values of the load-pull and transformer 
reflection coefficient while sweeping the relative phase difference between 
transformer and optimum load, the phase alignment sensitivity on the load-pull power 
requirements can also be quantified. The power necessary to emulate the load
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impedance required for the device to generate the 100W maximum rated power is 
shown in Fig. 4.17.
It is clear from Fig. 4.17 that having a phase difference of 180° can result in a huge 
increase to the load-pull power required to emulate such low impedances. However 
for a load-pull system with 200W of available load-pull power, the above result shows 
that the measurement system can function within +10 °of the optimum phase, hence 
location of transformer is not so critical. This angle is a function of transformation 
ratio, hence, careful considerations should be taken when designing the transformer.
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Fig. 4.17 Load-pull power requirements as a function of the phase difference between 
the load-pull and transformer reflection coefficient phases when characterizing a 
100W device with IQ optimum impedance using a 50:7 impedance transformer
4.5.1 Narrowband vs Broadband Impedance Transformers
Different kinds of impedance transformers could be used as a means of 
transformation. Transformers such as A/4 and stub tuners are the simplest, but they 
are relatively narrow-band, and when it comes to load-pulling the device over several 
harmonics, these transformers become very difficult to control and calibrate. As a 
result, these transformers are very limited when it comes to performing time domain 
waveform measurements.
One solution is to use broadband impedance transformers. These cover a wide 
frequency bandwidth, and since these transformers are resonance-free, the system can 
be calibrated using standard calibration procedures. Consequently, this approach
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allows the direct measurement of the waveforms at the device reference plane, as well 
as making the harmonic load-pull process more flexible.
4.5.2 Optimum Impedance Transformer Design
Initial analysis might suggest that a high transformation ratio may be optimal. For 
example, a 50:1 transformation ratio would require no power to load-pull the 100 W 
(IQ) device (Fig. 4.16). However, in this case the load-pull measurement system 
power demand could be significantly increased if the optimum deviates slightly from 
the 1 Ohm point. In practice, characterizing unknown devices using a high 
transformation ratio is problematic since the device optimum impedance is unknown. 
In order to understand the effect of the impedance transformer, “constant load-pull 
contours (P lp )”  can be derived. These define the area on the Smith Chart where the 
optimum device impedance can be located for a given available load-pull power. 
Analysis indicates that for constant P lp  and Pd, equation (4.9) transforms to circular 
contours around the centre on a Smith chart normalized to the transformer 
characteristic impedance. This can then be re-mapped onto the 50 Ohm impedance 
Smith Chart producing contours about the impedance transformer reflection 
coefficient. To determine the location of the contour on the Smith Chart real axis, 
define K as
Substituting equation (4.10) into (4.9) and solving for TLP with cos(^ -  a)  -» 1 gives,
on the Smith Chart real axis. When no impedance transformation is present, or for a 
50:50 impedance transformer, T -> 0 and equation (4.11) reduces to
To visualize the problem, consider a load-pull measurement system with 200W 
maximum available load-pull power that is used in characterizing a 100W transistor 
using a 50:7 impedance transformer. Plotting the circles using (4.11) and (4.12) on 
the Smith Chart reveals the results shown in Fig. 4.18 below.
(4.10)
(4.11)
Equation (4.11) thus gives the two values which represent the contour crossing points
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The area inside each circle (Fig. 4.18) represents the capability of the load-pull 
measurement system to present the optimum load impedance to the device in order for 
the device to generate its maximum rated power (Pd).
Fig. 4.18 Areas covered by the load-pull measurement system for PLp(wax)=200W, 
when characterizing 100 Watt device with and without using impedance transformer
It’s clear that using an impedance transformer will limit the area on Smith Chart that 
can be synthesized by the load-pull measurement system. This is especially true for 
high-impedance transformation ratios where, if the optimum is misjudged, the 
reduced load-pull power demand advantage of using the transformer will be 
completely eliminated.
Therefore, for an unknown device, a coarse scan without the impedance transformer 
may become necessary in order to identify in which quarter of Smith Chart the 
optimum impedance is located. With this known, the appropriate offset impedance 
transformer could then be designed.
4.6 System M ismatch Issue
In practice, measurement systems do not present a perfect 50 Ohm match, hence the 
system reflection coefficient (TL) is not zero. This effect, ignored in the previous 
analysis, was included in the full formulation (D.7) derived in appendix D which is 
restated here for simplicity (4.13).
Zl
No Transformation
50:7 Transformation
50:1 Transformation
94
Chapter 4 -  HlGH-POWER PACKAGES AND THEIR CHARACTERIZATION TECHNIQUES Z. A bo u sh
Plp = Pd [ |rLp|2 + |rf +|rL|2 + |rLP|2|r|2|rL|2- 2|rL|• |r)• (1+|rLP|2)-cos(^+^ )
-  2|rLP | • |r| • ( l+|rL |2 )• cos(* -  a) + 2|rLP | • |rL | • |r|2 cos(/J+^ + ^ -a)
-  2|rLP | • |rL | • cos(«> -  2r -  h ) ]/ (i -  |r|2 ](i -  |rLP |2) (4.13)
Consider the affect of utilizing a typically mismatched system where Tl=0. 1, for the 
characterization of the 100W device specified previously using 50:7 Ohm broadband 
impedance transformer. The phase a  in equation (4.13) is usually set to n since the 
transformer only works on real impedances, and this implies the phase 
difference</>-a  = 0 . Assuming that the phase of the transformer transmission 
coefficient ( y ) is y = n , sweeping the measurement system reflection coefficient 
phase <)>l in (4.13) while observing the load-pull power requirements gives the results 
shown in Fig. 4.19 below.
180
160
140 P*rf*et 50 Ohm System TL = 0
120
100
Non 50 Ohm System 
r, - o.1
315180 225 270 36045 90 1350
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Fig. 4.19 Load-pull power requirements as a function of measurement system 
reflection coefficient (Tl=0.1) phase <|>L compared to a perfect 50 Ohm system (50:7 
Ohm impedance transformer and 100W, lO  device assumed)
Therefore a small difference in the system reflection coefficient (Fig. 4.19) if it is not 
correctly accounted for, can dramatically increase the load-pull power requirement. 
On the other hand this mismatch problem could be used to further help reduce the 
load-pull power requirements by introducing the hybrid measurement system 
discussed below.
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4.7 Hybrid Load-pull M easurem ent System
It is possible to exploit the system impedance mismatch by using a set of tuneable 
impedance transformers in the load-pull system to deliberately offset the system 
impedance as shown in Fig. 4.20 below.
Here, the measurement system is equipped with tuneable impedance transformers in 
an attempt to develop a hybrid load-pull measurement system comprising both passive 
and active load-pull elements into one unified, powerful measurement system. This 
additional feature can further reduce the load-pull power requirements when 
characterising high-power devices, which is of particular benefit when the system 
load-pull source has limited power rating.
Tuneable
Impedance
Transformer
■O4> !_
CO o
<0 Q.0> O-C (D
c £</>
</>
3fn
2 f n
ESG
ESG > 6 h S>
X
X
ESG
0)
XQ)
Q.
'EI-
Coupler
DC
Port 1 Port 2
K
Coupler
DC
Bias
Impedance
Transformers
DC
Bias
MTA
Fig. 4.20 Impedance controlling element integration into an active load-pull
measurement system
In this case, a deliberately introduced mismatch can be utilised to reduce dramatically 
the load-pull power requirement. For example, when load-pulling a 100W (IQ) 
device using a measurement system with Tl=0.754 and a pair of transformers with 
-7:1 transformation ratio, zero load-pull power will be required to emulate such low 
impedance. Again, to illustrate the principle idea, any losses within the transmission 
path have been omitted.
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It can be seen that increasing the system reflection coefficient magnitude will result in 
load-pull power requirements that vary more significantly with phase changes in the 
system reflection coefficient (Fig. 4.21).
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Fig. 4.21 Load-pull power requirements vs. system reflection coefficient phase for 
different system reflection coefficients when using 50:7 Ohm impedance transformer
(100W, lO  device assumed)
In such highly mismatched systems, the active load-pull power level is more sensitive 
to the transformer transmission coefficient phase y, equation (4.13) can be used to 
demonstrate this effect. Using the same conditions detailed in Fig. 4.21 above, a two- 
dimensional sweep was performed. The system reflection coefficient phase <J>L was 
swept between 0-360° and for each value, the transformer transmission coefficient 
(Tl=0.1) phase y was swept between 0-180°. At each of these values the load-pull 
power was calculated and plotted as shown in Fig. 4.22 below.
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Fig. 4.22 Load-pull power level as a function of the load-pull measurement system 
reflection coefficient phase <|)L and transformer transmission coefficient phase y, 
(100W, 1£2 device and rL=0.1 assumed)
It can be clearly observed that y has a significant impact on the load-pull power 
requirements. However, adding a line stretcher between the measurement system and 
the DUT test fixture alleviates this problem by adjusting the system reflection 
coefficient phase such that when combined with y, and the transformer reflection 
coefficient phase (J3), the minimum load-pull power levels can be practically 
achieved. Otherwise, the tuneable impedance controlling element phase can be 
adjusted accordingly to solve this problem.
4.8 M easurem ent System Calibration
Using the calibration analysis presented in chapter 2 of this thesis, a 2-tier calibration 
approach was adopted to calibrate the load-pull measurement system presented above. 
The first tier involves calibrating the system up to the coaxial reference plane using 
traceable coaxial standards. Also, during this calibration step, an additional non-linear 
calibration technique which involves separating the transmission and tracking error 
coefficients is applied. This extra step has been termed “Full calibration” which 
means all measurement system error coefficients can be quantified individually. 
Although this extra calibration step is used in the measurement of the active devices 
discussed in this thesis, its details is beyond the scope of this thesis, and is 
comprehensively documented elsewhere [17].
The second tier of the calibration involves calibrating the system up to the DUT 
reference plane. For this step, a standard TRL calibration [24, 25] has been used.
135 ^ (D e g re e s )y  (Degrees)
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In order to verify the measurement system, a 50:7.15 Ohm Klopfenstein [26] 
broadband impedance transformer has been selected as a means of impedance 
transformation. These transformers are inserted between the DUT and the load-pull 
measurement system (Fig. 4.11), and deliver optimum performance in the sense that 
for a given taper length, they have the minimum magnitude of input reflection 
coefficient throughout the pass-band. At the same time, and for a specified magnitude 
of the reflection coefficient, these transformers offer a minimum physical length. The 
design procedures along with methods of characterising the transformer characteristic 
impedance are presented in appendices E and F of this thesis respectively. The 
measured transformer characteristic impedance (low-impedance side) was found to be 
7.15 Ohm at 2GHz. The measurement system test fixture setup is shown in Fig. 4.23 
below.
DUT Coaxial
Reference Reference High Power
Plane Plane Bias-tee
100 Watt LDMOS Klopfenstein Impedance High Power
Transistor Transform ers Test Fixture
Fig. 4.23 High-power test fixture suitable for measuring high power devices (>100W)
Since the calibration procedures involve a 2-tier calibration, in the first tier the 
measurement system was calibrated using N-type coaxial TRM calibration up to the 
system coaxial ports (reference plane). This calibration step is already a function of 
the measurement software and is able to remove all systematic errors and account for 
any switching effects. Following this step, the system was considered to be calibrated 
to international traceable standards specified by NIST. Standard verification
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procedures were adopted to check the calibration quality, and this included the 
measurement of standards different to those used in the calibration itself.
The second step (tier) involved TRL calibration using in-fixture standards attached to 
broadband impedance transformers in order to remove the errors associated with 
components of the test fixture, including the impedance transformers themselves as 
well as the launchers that attach to them. The certainty of this calibration step is 
subject to the calibration standards quality and their characteristic impedance 
measurement accuracy.
One of the advantages of a 2-tier calibration approach is that TRL calibration only 
needs to be performed once, because the error coefficients that describe the actual test 
fixture s-parameters are constant. Since the calibration deals with passive components 
only, the lossless reciprocal network analysis presented in appendix B of this thesis 
can be used to separate the transformer transmission and reflection tracking error 
coefficients. The transformer error coefficients can then be combined (cascaded) with 
the measurement system error coefficients to form a new set of error coefficients (Fig. 
2.9.c) which represent the measurement system and the test fixture. This calibration 
step will move the measurement reference plane up to the DUT reference plane.
This 2-tier approach also allows the immediate switching between the measurement 
observations at two different reference planes. The embedding techniques are 
presented in Chapter 2 of this thesis.
The measurement system presented so far is capable of performing time domain 
waveform measurements. When the system is calibrated up to the coaxial reference 
plane, the measured waveforms at that plane are normalised to the calibration 
standards characteristic impedance, which is usually a nominal 50 Ohms.
When a second tier calibration is performed, it is desirable to transform the measured 
waveforms at the coaxial reference plane to the DUT reference plane. This is usually 
done by cascading the error coefficients for the two tier calibration using T-matrix 
format to form a new, combined error model. Consequently, the waveforms at the 
device plane can be extracted. Another method which works directly on waveforms is 
by using the ABCD matrix analysis, which works directly with currents and voltages, 
Consider the measurement system test fixture representation in terms of ABCD matrix 
and voltage and current nodes shown in Fig. 4.24 below.
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Fig. 4.24 Measurement system test fixture representations in terms o f ABCD matrix
and voltage and current waveforms
Having determined the transformer characteristic impedance, the S to ABCD 
parameters conversion can be written as [27],
( 1  + Sj | ) ( 1  -  S 2 2  ) + s 1 2 s 2 1A =
B = Z
C =
D =
2S 2 1
(l + Sn )(l + S 2 2 ) - S 1 2 S 2 1  
2S 2 1
1 ( l - S n ) ( l - S 2 2 ) - S 1 2 S 2 1
Z 0  2 S 2 1
(1 -  Si i )(i + s 22) + s 1 2 s 2 1
2S 21
Where Zo in the above equations represent the impedance transformer characteristic 
impedance. If (V i, Ii) and (V 4 , 14) are the voltage and current waveforms measured at 
the measurement system input and output coaxial reference planes respectively. In 
order to transform these waveforms to the DUT reference planes and obtain the 
voltage and current waveforms (V2, I2) and (V 3 , I3 ) at the DUT input and output 
reference planes respectively, the following equations can be applied.
For input taper,
For output taper,
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4.9 M easurem ent System  Verification
In order to verify the measurement system presented above, a 100W Freescale 
LDMOS device (MRF5S21100H) was selected for measurements to test the system at 
its extreme limits. Firstly a 50:7.15 Ohm Klopfenstein taper (81mm in length) was 
realised using TMM4 board (D.K.=4.5, tand=0.002 and voltage breakdown=750 
V/mil) with 6 8  fjm copper cladding and 762 /jm dielectric thickness (Fig. 4.23).
The transformer impedances is first calculated as a function o f transformer length 
using the analysis and associated MathCAD program presented in appendix E o f this 
thesis. This program will generate a set o f  points where the impedance is calculated 
for each point (impedance step).
Using these impedances Agilent LineCalc program was used to calculate the 
equivalent transformer width at each impedance step. These points are collected in a 
table format and then drawn in AutoCAD software against transformer length steps. 
The transformer used in the test fixture setup o f Fig. 4.23 was designed and realised as 
shown in Fig. 25 below.
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Fig. 25 Klopfenstein impedance transformer a) physical layout realised in the test 
fixture setup o f Fig. 4.23, b) transformer impedance as a function o f its length
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The impedance transformer was simulated using HFSS in order to obtain its s- 
parameters; and these simulation results are compared to measured values (Fig. 4.26). 
Note that the transformer measured values are obtained by calibrating the 8510 VNA  
up to the coaxial reference plane, then a 2nd tier TRL calibration was performed using 
transformer TRL calibration standards. The obtained TRL error coefficients represent 
the actual response o f the transformer.
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Fig. 4.26 50:7.15 Ohm (81 mm long) Klopfenstein taper o f Fig. 25 measured and 
simulated response normalised to the transformer characteristic impedance
The results o f Fig. 4.26 show very good transformer response (broadband with low  
loss) which makes it suitable for a wide bandwidth. This transformer is inserted 
between the DUT and the load-pull measurement system as shown in Fig. 4.23.
Having calibrated the measurement system as discussed above and by using the above 
configurations, a load-pull measurement was carried out, where Smith Chart had been 
scanned to locate the device optimum impedance. For the above device, the optimum 
for maximum power was found to be 2.18 — j4 .157 Ohm at 2.15 GHz compared to 2- 
j2.9 Ohm specified by the manufacturer data sheet. The measured load-pull contours 
(Pd Contours) are plotted as shown in Fig. 4.27 below.
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Fig. 4.27 Load-pull power contours in dBm for a 100W LDMOS device (freescale 
MRF5S21100H) with Optimum impedance o f 2.18 — j4 .157 Ohm at 2.15 GHz
The small impedance difference could be attributed to a small gap (0.5 mm) in the 
mounting structure between the impedance transformer (calibration) reference plane 
and the device under test plane.
Having identified the optimum impedance, a power sweep was performed to measure 
the device output power up to the 5th harmonic. Also the device gain, efficiency and 
the required load-pull power were measured. These results are shown in Fig. 4.28 and 
Fig. 4.29 respectively.
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Fig. 4.28 Measured output harmonic power for a 100W LDMOS device (freescale
MRF5S21100H)
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Fig. 4.29 Measured Pout (at f0) , Efficiency, Gain and Load-pull power (P lp )  v s  Pin 
when load-pulling the device to its optimum impedance thus delivering over 1 0 0 W
The results o f
Fig. 4.29 also show the load-pull power required (P lp )  for the Pout versus Pin (drive 
power at the transistor input) measurements. It is worth noting that the maximum  
measured device delivered output power was Pd=103W and only 35.5W was required 
from the active load-pull system to emulate the required impedance. This relatively 
low power requirement from the load-pull system was achieved by deliberately 
placing a tuner or phase shifter between the active load-pull and the measurement 
system (Fig. 4.20).
The resultant measured system reflection coefficient presented to the device at the 
device reference plane was set to 0 .1 9 Z -109.2°; this reflection coefficient is 
normalized to the transformer characteristic impedance which is found to be 7.15 Cl 
(please refer to appendix F for measurement procedures and results). The calculated 
load-pull power value based on the measured LDMOS device, using equation (4.13), 
was found to be 33.3 Watts, which is very close to the measured value.
Due to the system losses between the DUT and the load-pull source (couplers, cables, 
circulator, etc...), an extra 1.8 dBm was required from the load-pull source to 
compensate these losses. As a result the load-pull source had to deliver 50 Watt in 
total in order to synthesis the necessary load at the DUT plane.
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4.10 Summary
In this chapter, a thorough literature survey o f  high-power package technologies and 
associated characterisation techniques have been presented in great detail. A package 
solution that combines the high-performance usually associated with ceramic 
packages, and low-cost usually associated with plastic packages, can be achieved by 
using high performance laminate materials.
The ultimate package test involves placing and measuring active, operational devices 
inside the new package. In order to achieve this, a new measurement system has been 
developed that enables packaged devices to be characterized in realistic operating 
conditions, whilst delivering realistic RF output and DC dissipated power levels.
The new measurement system is equipped with advanced calibration techniques that 
enabled measurements to be performed at a defined coaxial plane, as well as at the 
device-package plane through the use o f  multi-tier calibration. The new measurement 
system is also capable o f  measuring voltage and current waveforms at different 
reference planes. This was achieved through the use o f ABCD matrix techniques to 
shift the measurement reference plane from the coaxial reference plane to the device- 
package reference plane.
Advanced techniques have also been applied with an aim to reduce the power required 
to load-pull high power devices. This was achieved by using broadband impedance 
transformers which enabled the necessary power reduction, as well as allowing 
calibration o f the system up to the device reference plane, over a wide frequency 
bandwidth. Further power reduction was achieved by utilizing a hybrid measurement 
system in which passive load-pull techniques were embedded into the active load-pull 
system in order to optimise the system power performance, whilst maintaining 
accurate calibration across the entire bandwidth (up to 12 GHz).
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C h a p t e r  5 
H ig h -P o w e r  P a c k a g e  D e sig n  a n d  
M e a su r e m e n t s
In this chapter a high power laminate based package design is presented. Thermal 
analysis is also carried out to explore the maximum power rating o f the device to be 
placed inside. The new measurement system described in the previous chapter was 
setup and equipped with new impedance transformers to enable the measurement o f  
the developed high power package.
5.1 High-Power Package Description
The high power package presented in this thesis utilises a high performance laminate 
(R03003) made o f ceramic-filled PTFE composites, which provide an excellent and 
stable dielectric constant, coefficient o f thermal expansion and mechanical stability 
over a wide temperature range o f -55 to +250 C°. These specifications make this 
laminate very suitable for high power applications. The package technology is 
demonstrated using a 30 Watt package design for LDMOS devices (Fig. 5.1).
30W LDMOS Package
Fig. 5.1 HFSS representation for 30 Watt LDMOS package structure
The new package consists o f a 1 mm thick gold plated copper heat sink with a 
laminate frame that has been cut using laser technology to form a laminate ring that 
isolates the input and output leads from the electrically conductive heat sink; the 
laminate structure is bonded to the heat sink using electrically conductive film.
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For environmental protection, the package is capped with a lid made o f  the same 
laminate material (or any other suitable material) which in turn is bonded to the 
laminate ring and the input and output leads. The thickness o f  the gold plated copper 
leads is 1 0 0  pm, whilst the laminate thickness can be chosen to mate with the 
particular thickness o f  the die in order to reduce the required bond wire length (but not 
too thin to create voltage breakdown issues).
5.2 Package Design
The package design process starts by specifying the power rating and the physical size 
o f the device which the package is going to enclose. Having determined this, a 
suitable laminate can then be selected, based on different parameters such as the 
stability o f  the dielectric constant with temperature, maximum XYZ coefficients o f  
thermal expansion and the temperature range the board can sustain under maximum 
loading conditions. A ceramic substrate would be the ideal candidate so a material is 
chosen with similar properties to ceramic to ensure good performance. The primary 
limiting factor that makes laminate substrates less attractive is less favourable thermal 
performance. Therefore, if  a package is designed to dissipate heat efficiently without 
compromising the laminate substrate performance, then the laminate based high 
power package can become practical. The laminate used for this package is R 03003  
(635 pm  thick) which exhibits a very good thermal and electrical performance. The 
board has a dielectric constant D.K.=3, voltage breakdown=850V/mil, dissipation 
factor tan5=0.0013 which represents a very low dielectric loss, and coefficients o f  
thermal expansion (CTE) o f  17 ppm/°C in the X,Y direction and 27 ppm/°C in the Z 
direction which although roughly twice that o f  the ceramic CTE, is still very low.
5.2.1 Electrical Design
The package was designed to accommodate a 30 Watt LDMOS die. The package 
leads are designed to have a characteristic impedance o f  15 Ohms, which is a good 
compromise when using high power transistors with internal matching networks. To 
compensate for the wire bonding effect the package leads were extended laterally to 
improve the package overall performance. Practically the package leads normally sit 
on a PCB board therefore the characteristic impedance o f  this part o f  the package is 
determined by the PCB board properties. However for measurement purpose, the 
measurement system is normally calibrated up to the package reference plane, hence 
the package leads will be within the measurement system calibration plane. This
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leaves only a small part o f the package shown in Fig. 5.2.a, which has to be designed 
and verified. Therefore a full EM simulation was performed on that small part o f  the 
package which represents the package I/O ports.
Ansoft’s HFSS simulator was used to investigate the package’s RF s-parameter 
behaviour and the package single-port response is shown in Fig. 5.2.b below.
Port 2
Port 1
00
0.0
- 10 - — 0.2
- 20 - — 0.4
GOu
- 3 0 - — 0.6
- 4 0 - — 0.8
- 5 0 - — 1.0
-6 0 - 1.2
0 2 4 6 8 10
F requency (G H z)
(b)
Fig. 5.2 HFSS simulation o f one package port using R03003 (635 pm thick) laminate
At 2.1 GHz the package EM simulation shows -45 dB return loss and -0.1 dB 
insertion loss normalised to 15 Ohm I/O port characteristic impedance. The 
simulation results o f Fig. 5.2 above indicate that this package is broadband in nature, 
however, it should be mentioned that the performance o f the device mounted within 
the package will be more narrowband due to the performance o f the device itself in 
combination with the physical mounting, including the bond wires. This observed 
response suggests that the electrical design o f the package is effective and very well 
suited for many existing and future communication systems subject to package 
measurements and verification.
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5.2.2 Thermal Analysis
To analyse the thermal behaviour o f the package consider the package shown in Fig. 
5 .1 , where the high power transistor die will be attached to the copper heat sink 
directly. Due to the fact that the die temperature is concentrated on the die top surface, 
some o f the heat will flow inside the package including the laminate and the lid. 
Therefore a good heat sink should be provided underneath the package to dissipate as 
much o f the heat generated by the active device as possible.
For the LDMOS devices, 125 C° is specified as the transistor ‘normal’ maximum 
operating temperature, whilst 200 C° is considered to be the limit where the transistor 
junction will breakdown. Consequently, 200 C° has been chosen as the worse case die 
temperature for simulation. The model o f Fig. 5.1 was simulated for its thermal 
behaviour using Solid Works software. In order to observe the package thermal 
capabilities, two thermal simulations have been performed, one when no heat sink 
provided underneath the device and another with the heat sink is placed underneath 
the whole package, Fig. 5.3 shows the simulation results.
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Fig. 5.3 High power package thermal simulation results a) no heat sink underneath 
the device, b) heat sink available under the whole package
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Bottom View
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It is clear from the figure above that for the case where there is no heat sink the 
temperature underneath the die and in the dielectric is easily high enough to cause 
copper and dielectric expansion. This is likely to create mechanical instability in the 
package structure. This can be avoided by providing a good heat sink underneath the 
die area. It can be seen in Fig. 5.3.b that the temperature drops significantly when the 
heat sink is included in the design; the temperature distribution across the package has 
also dropped significantly. Note that an ideal die to heat sink bonding is assumed, 
however non-ideal bonding will lead to temperature increase.
It is clear from the above simulation that the method o f  cooling can determine the heat 
flow rate across the heat sink. In order to predict the maximum power rating o f  the 
device which can be placed into the above package, then the following thermal 
calculation can be performed.
Using equation (3.4) [1], for the above package the copper heat sink has (1 mm) 
thickness, A is the die area (1.15X4.55 mm) and k is the copper thermal conductivity 
(390 W/m-K), which gives thermal resistance Rth= 0.49 °C/W.
This value can be compared to standard copper tungsten CuW alloy with k = 250  
W/m-K which is the highest thermal conductivity for this kind o f  alloys. For the same 
die area the thermal resistance is Rth=1.07 °C/W, for this Rth value the CuW alloy 
thickness was 1.4 mm which is the standard commercially available heat sink for high 
power devices.
The other thermal resistance which has to be included in the thermal analysis is the 
Silicon thermal resistance. The Silicon has thermal conductivity k=149 W/m.K and 
for the die area specified above with 0 . 2  mm thickness, the thermal resistance o f  the 
die is Rth=0.2565 °C/W. Therefore the total thermal resistance o f  the packaged device 
is the summation o f  the die and copper heat sink thermal resistances (since they are in 
series). The total thermal resistance is Rth-tot=0.49+0.2565=0.7465 °C/W.
In order to calculate the absolute maximum power the package can sustain, a number 
o f  assumptions have to be made. These are the die temperature is 200 °C and there is 
perfect cooling at the heat sink bottom side to keep it at a room temperature o f  25 °C. 
Applying the heat flow equation defined in chapter 3 (3.3), the total power the 
package can dissipate (H) is found to be 
H = (200-25)/0.7465 = 234 Watt
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If the device is going to operate at its break down temperature, the device will not 
survive for any sustained period, so manufactures normally set an optimum die 
operating temperature. For LDMOS devices the operating temperature is normally 
specified to be 125 °C and the maximum ambient temperature for civil applications is 
85°C. Applying these figures on the heat flow equation (3.3) reveal H=(125- 
85)/0.7465=53.5 Watt however this figure can decrease when non ideal die-to-heat 
sink and heat sink-to-mounting fixture attachments is involved.
Applying the last temperature boundary to the commercially available CuW alloy 
reveal H =(l25-85)/(l.07+0.2565)= 30.15 Watt.
The above calculations show clearly that the newly developed package has nearly 
doubled the device power rating o f the normal commercial choice o f  CuW alloy, 
allowing larger devices to be mounted within the package, which could be mounted 
inside the package. This is mainly due to the fact that the package heat sink is made o f  
minimum thickness pure copper.
5.3 Package Realization and M easurem ent
The package shown in Fig. 5.1 has been manufactured by Labtech Ltd UK using 
R03003 laminate with a lid made o f  FR4 material, the manufactured package is 
shown in Fig. 5.4 below,
In order to measure the performance o f  this package against an industrial standard 
package, two comparable 30 Watt LDMOS transistors made by Philips (PHILIPS 
ILSG4-4) were obtained. One o f these devices was packaged by Philips (using a 
typical Alumina ceramic package) and the other identical device was acquired as an 
unpackaged die and was then mounted onto the Labtech laminate based high power 
package using silver epoxy.
Fig. 5.4 High power laminate based packages, (a) 30Watt package with 30W device
attached and (b) 1 0 0 Watt package
114
Chapter 5 -  HlGH-POWER PACKAGE DESIGN AND MEASUREMENTS Z. ABOUSH
This 30 Watt package had to be measured and therefore the measurement system  
described in the previous chapter was used. However the measurement system had to 
be equipped with two impedance transformers (tapers) and the whole system needed 
to be verified under different operating and calibration conditions. Therefore, the 
system was fully reconfigured and tested via the measurement o f  a known lOOWatt 
LDMOS device as discussed in the previous chapter. The same system was also used 
to measure the above 30 Watt devices, but using different tapered transformers.
Having verified the load-pull measurement system, a new 50:9.5 Klopfenstein 
impedance transformer (70 mm in length) was realised using TMM4 board (D.K.=4.5, 
tand=0.002 and voltage breakdown=750 V/mil) with 6 8  /jm copper cladding and 762 
fjm dielectric thickness. A ceramic based packaged 30W LDMOS transistor (PHILIPS 
ILSG4-4) was load-pulled at 1.8 GHz under class AB operation. The desire to 
compare measured performance to that given in the manufactures datasheet was 
unfortunately not possible since these transistors were found to be very fragile and 
kept breaking down when setting the Vos bias voltage to values similar to the 
manufacturer datasheet setting which was 28 Volt. Therefore the device was biased at 
Vgs=3.5V and Vds=25V instead during this study.
Following a comprehensive load-pull measurement and generation o f contours o f  
constant power, the optimum load was found to be Zopt=(1.74 - j3.25) Q at the DUT 
reference plane (Fig. 5.5) which shows good agreement with the optimum device 
impedance provided by the device data sheet (1.31-j3.28) Q.
Fig. 5.5 Load-pull power contours in dBm for a 30W device (using ceramic package) 
with optimum impedance o f 1.74-j3.25 Ohm
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Whilst maintaining a constant optimum load, the input power was swept with 
resulting measurements shown in Fig. 5.6. The maximum output power is 23 Watt for 
which a load-pull power (P lp ) of only 32 Watt was required.
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Fig. 5.6 Pin vs Pout, P lp , Efficiency, and Gain for 30W LDMOS transistor
In order to make a valid comparison between Labtech and Philips packaged devices, 
both had to be measured using the same measurement setup. To measure the RF 
performance o f these two packaged devices, the new load-pull measurement system  
described in detail in chapter 4 o f this thesis was used [2].
As previously noted these Philips devices were found to be very fragile and kept 
breaking while increasing the Vds voltage therefore they had to be biased at lower 
voltage levels that given in the datasheet. To start with, the 30 Watt Philips LDMOS 
device which was packaged using the Labtech laminate based package was mounted 
and measured. The transistor was load-pulled at 2.1 GHz under class AB operation 
with Vgs=3.2V, Ids= 400mA and Vds=20V.
Following a comprehensive search for the optimum load impedance, it was found to 
be Zopt=L6-j4.7 Ohm. Note, the specified manufacturer optimum load (1.31-j3.28 
Ohm), at a different Vos =28V, is in the same region on the Smith Chart. This still 
confirms good RF performance with the resistive part o f the two packages being close 
to each other, however the reactive parts were not so close, and this can be attributed 
to different wire bond inductances and package pad capacitance to ground as well as 
that the device was biased at VDs=20V instead o f 28V specified in the data sheet due 
to the reasons mentioned above.
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Whilst maintaining the same optimum load impedance, an input power sweep (Pjn) 
was performed while measuring the transistor output power, efficiency and gain. 
Since the device was biased at Vds=20V therefore in order to quantify the new  
package performance (Labtech Laminate package), an identical set o f  measurements 
were then performed on the device packaged by Philips (using ceramic package) 
under the same bias voltage values, however Ids was measured to be 265mA. The 
optimum load for this Philips packaged device was found to be 1.479-j4.19 Ohm at 
that frequency and bias conditions. The measurement results for both devices are 
shown in Fig. 5.7 below.
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Fig. 5.7 Labtech packaged device measurement results compared to Philips packaged
device response
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The results o f Fig. 5.7 above show that Philips and Labtech packages have similar RF 
performance. All measured parameters, such as output power (Pout), efficiency, and 
gain are very close. The small differences can be attributed to the differences in the 
drain currents which can be seen within the Pout verses Id graph.
In order to confirm the origin o f  these differences, pulsed and static DC-IV  
measurements have been carried out for each device. The measurement results are 
shown in Fig. 5.8 below,
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Fig. 5.8 Labtech and Philips packaged ILSG4-4 transistor pulsed and static DC-IV
characteristics comparison
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From the normal (static) DC-IV characteristics o f  Fig. 5.8, it is clear that the two 
devices are different regardless o f  the package make or shape. One o f  the reasons this 
difference can be attributed to is the fact that these two devices has come from two 
different wafers or batches and the time gap between obtaining the original Philips 
packaged device and the die on its own was around six months which indicate that 
new revision had been applied onto the die.
From RF point o f view Labtech packaged device was able to deliver almost the same 
RF power, which confirms that laminate based high-power packaging technology is a 
valid technology which offers similar performance to ceramic equivalents, but at a 
much lower cost.
5.4 Summary
A novel low cost high-power laminate based package has been developed. The 
package design procedures, including electrical and thermal analysis, have been 
carried out to confirm the package behaviour when loaded. The package was 
measured using the newly developed measurement system and the measurement 
results were compared to a commercially available, ceramic packaged device. Good 
agreement was obtained with small differences. The new package offers significant 
cost savings compared to conventional ceramic models whilst maintaining a good 
electrical and thermal performance.
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6.1 Conclusion
The evolution o f  modem semiconductor technologies is generally driven by the 
continuous demand for reduced physical size, and increasing chip functionality. As a 
result, major challenges are being faced by semiconductor packaging technologies; 
these include increased bandwidth due to diverse integrated applications, and 
increased required power density per unit area. The most direct and significant impact 
o f these emerging problems is increased package cost. This project targets the above 
technical problems and has resulted in optimised solutions, whilst reducing the overall 
package cost.
In terms o f  low-power devices (up to few  Watts), this was achieved by replacing 
traditional yet expensive ceramic substrates with cutting-edge, low cost, Liquid 
Crystal Polymer (LCP) substrate. This new material offers competitive performance 
to ceramic at a much lower cost, with the only disadvantage o f  having a high- 
coefficient o f  thermal expansion in the z-direction. This material is therefore used for 
low power applications.
The design o f  the new, low power SMT package presented in this work was based on 
micro-via technology, which offers many advantages over the normal through-via. 
The first o f  these is the flexible control o f  the via’s transition impedance (where the 
via connects the package top and bottom metallization layers). Impedance control was 
achieved using the methodology o f  systematically varying the via section’s electrical 
parameters (inductance and capacitance), which can be achieved by varying the via’s 
geometry. The outcome was a broadband DC-50 GHz transition with less than 0.3 dB 
insertion loss, and better than 15 dB return loss over the entire bandwidth. Any 
resonances due to the via transition section was suppressed, (or shifted up in 
frequency) by using thin LCP substrate, while offsetting the via’s top and bottom pads 
from each other in order to reduce the coupling capacitance between parallel via pads. 
Furthermore, the launch from PCB board to package was analyzed, and designed in a 
systematic way to maintain 50 Ohm impedance. The resultant package maintained 50 
Ohm impedance from the PCB-to-package launching point up to the DUT plane.
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To measure the newly developed low power packages, a robust on-wafer probe based 
new measurement system was implemented which utilise a multi-tier calibration 
techniques, allowing measurement at various reference planes, all the way up to the 
DUT plane. This allowed the extraction o f  a full s-parameters based model o f  the 
package, which could be stored as a text file, and easily embedded into a CAD 
simulator to be used by the system designer, allowing the package effects to be taken 
into account.
Having demonstrated the advantages o f  using laminate-based substrates in low-power 
packaging application, the implementation o f  this technology was then extended to 
high-power packages. Laminate based substrates suitable for high-power applications 
were utilised to design high-power packages. The new high-power package was 
verified by mounting a 30 Watt LDMOS device die into the package, comparing non­
linear measurement results to a similar commercial off-the-shelf device. 
Measurements o f  the new package show some discrepancy, the DC-IV curves 
comparison reveals that the devices used for comparison are in fact different and came 
from two different batches.
The measurement o f  the new high-power packaged device suggests that the laminate 
based, high-power packaging technology is a valid and promising technology which 
could be used to replace the ceramic based high-power packages, whilst maintaining 
good performance at a much lower cost.
Active load-pull measurement techniques were implemented to measure the high- 
power packages presented in this work. To enable the measurement o f such high- 
power devices, a new active load-pull measurement system was developed to cope 
with these high power levels. The new measurement system was implemented based 
on the existing open-loop load-pull measurement system developed at Cardiff 
University prior to the start o f  this project. The new system was equipped with two, 
broadband impedance transformers and reconfigured through the use o f  multi-tier 
calibration techniques to enable the measurement o f  active devices o f  more than 1 0 0  
Watt CW power. The impact o f  using impedance transformers in these systems, and 
their effects on reducing the voltage standing wave and the load-pull power 
requirements has been studied in great detail. Consequently, systematic design 
procedures were established in order to select the optimum transformation ratio. The 
major advantage o f  implementing the broadband impedance transformer approach 
was the ability to calibrate the system over wide frequency bandwidth (1-12 GHz),
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and therefore enabled harmonic load-pull measurements which consequently enabled 
the waveforms to be extracted and observed at different calibrated reference planes, 
but most importantly at the DUT reference plane.
The weaknesses associated with this kind o f  measurement systems, specifically the 
non-perfect 50 Ohm measurement environment, has been examined and analyzed in 
detail. One outcome o f  this was the introduction o f  a hybrid load-pull measurement 
approach that exploits this non-ideality in order to maximize the system performance, 
by lowering the load-pull power requirements whilst at the same time, maintaining 
calibration and measurement accuracy. The analysis, design and implementation o f  
this hybrid, load-pull measurement systems has been verified successfully through the 
measurements on a commercially available 100 Watt LDMOS device, where only 35 
Watt o f load-pull power was necessary in order to load-pull the device and to locate 
its optimum impedance.
6.2 Future Work
The work presented in this thesis has established a basis for developing low-cost, 
high-performance Surface Mount Technology (SMT) packages. Further work is 
required to investigate the effect o f  wire-bonds on package performance, and wire- 
bond compensation techniques. This usually involves adding capacitive elements in 
order to resonate-out parasitic inductive effects. The wire-bond compensating 
circuitry can be embedded into the laminate itself. In terms o f wire-bond 
characterization, the developed measurement system used to characterize the low  
power packages in conjunction with the multi-tier calibration techniques can be 
utilised to do this job efficiently.
For the low-power packages presented in this thesis, conductor backed coplanar 
transmission lines were used in order to launch the package. Practically, microstrip 
lines can also be used to route power within microwave circuits, therefore further 
work can be carried-out, looking at how to launch into the package using this 
approach. For this, a special impedance environment transformation circuit may 
become essential in order to maintain a clear transmission path. Also, a full s- 
parameter model for the mounted package will be useful, extracted using the same 
procedures as for the un-mounted package.
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Furthermore, low power package verification can involve placing an active device 
inside the package and measuring the packaged device performance. For these types 
o f measurements, the measurement system developed to characterize the high-power 
packages can be utilised to do that.
For the developed high power package, further optimisation o f the die-attach 
techniques is necessary to maintain good thermal path. This could be achieved by 
using eutectic bonding instead o f  silver epoxy. Thermal measurement might also be 
useful to generate a thermal model for the package, and this can be achieved by 
placing thermal sensors on top o f  the package lid, inside the package, on die sensor 
and a sensor inside the heat sink just below the package. This technique can give a 
very robust thermal model for the package which can be used by the system designer 
to optimise the thermal dissipation rate from the package to the neighbour 
environment.
Matching circuits can also be embedded into the laminate to replace the external 
matching network, which will contribute in reducing the overall module cost. Similar 
electrical models generated for the low  power packages can be extracted for the high 
power packages using the same techniques as those used for the low-power packages.
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Appendix A
Tw o -P o r t  C a l ib r a t io n  U sin g  T h r u , 
R e f l e c t  a n d  L ine  (TR L)
A.l TRL Calibration Algorithm
To perform this kind o f  calibration [1, 2], the known calibration standards have to be 
created using similar structure to the one used for the actual measurement. Firstly, the 
‘Thru’ standard is created, which can be either a short length o f transmission line with 
specific impedance (e.g. 50 Ohm) or o f  zero length; the centre o f  this standard 
represents the calibration reference plane. The ‘Reflect’ standard is a line with either 
an open or short termination with same characteristic impedance as the Thru standard. 
This standard should be placed at the desired calibration reference plane, which is 
normally set by the Thru standard. An offset-open or offset-short could also be used 
as the Reflect standard, provided the calibration procedure can account for the 
additional delay. Finally, the ‘Line’ standard is a line with different lengths which 
cover suitable frequency range depending on the phase o f  the lower and upper 
frequency band, again the impedance o f  this line should be the same as the Thru 
standard impedance. Furthermore, the line must be longer than the Thru standard. The 
derivation presented below assumes a zero length Thru and Reflect standards, and a 
non-zero length Line standard. The typical equivalent-error model for a two port 
measurement system is shown in Fig. A. 1 below.
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Fig. A.1 Equivalent error model for a two port measurement system
126
A p p e n d ix  A  -  T w o - p o r t  C a l i b r a t i o n  U s i n g  Th r u , R e f l e c t  a n d  L i n e  (T R L ) Z . A b o u s h
Using the S-to-T-Parameters conversion relations found in section A.2 o f  this 
document, let Ra and Rb be the transmission matrices o f  the two port error adaptors, 
then
*a =
*4 =
~rau ran 1 -A * eoo
ra2\ ra22_ e\Q _ ~ en 1
rb\\ rb\i 1 ' - A  b e 2 2
rb2l rb22 e 3 2 _ ~ e 33 1
(A.1)
(A.2)
where
A a =  ^00 ^11 -  ^01 e l0 A b =  e 22 £33 -  ^23 e 7>2
The transmission matrices associated with the measured (R m ) and the DUT (R D ) 
s-parameters are given by
r m ~
Rd =
1 -  A M  *~*1 \ M
^ 2 1 M ~  $ 2 2 M  1
r \ \  D r U D 1 “ A D S UD
_r 2 \ D r 2 2 D _ $ 2 \ D ~ $ 2 2 D  1
(A.3)
(A.4)
where
A M  ~  ( ^ l l A /  & 2 2 M  ~  $ 1 2 M  $ 2 \ M  )
A D  = ( S \ I D  $ 2 2 D  ~  $ 1 2 D  $ 2 1 D  )
Using matrix (A.4), the RD matrices for an ideal Thru and a Line o f  length “L” and 
characteristics impedance Z 0 are
RDt 
and 
RDL ~
1 0  
0  1
'e-*
0
(A. 5.a)
0 (A.5.b)
The measured s-parameters are related to the adaptors, and DUT s-parameters as 
shown
R M  =  R a  R D  R b  (A .6 )
The measured s-parameters when the Thru standard is connected are
R M T  -  R a  R D T  R b  =  R a  R b  (A.7)
The measured s-parameters when the Line standard is connected are
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&ML -  Ra &DL (A.8 )
Solving equation (A .7) for the Rb matrix yields
(A.9)
Substituting equation (A .9) into (A .8 ) yields
Rearranging the above equation yields
(A. 10)
Where
Substituting equations (A .l)  and (A .6 ) into (A. 10) yields
mu m\2 ~rau ra l2 ~™\\ ra\2
r0*1i
m2 1 m2 2 ra2l ra22 ra2X ra22 i o
+
1
By expanding the matrices in (A .l 1) in both sides, the following set o f  equations can 
be obtained:
mu ra\\ + m\2 ra2\ = ra\ \ ^  (A.12.a)
m2\ ra\\ + m22 ra2\ = ra2\ ^  (A.12.b)
m\\ ra\2 + m\2 ra22 = ra\2 e+yL (A.12.C)
Dividing equation (A.12.a) by (A.12.b), and (A.12.c) by (A.12.d), and rearrange the 
equations will result in two quadratic equations with the same constant terms.
m2 1 ran  + m2 2  ra12 = ra12 e +yL (A.12.d)
/ x ra} i
+  \ m 2 2 - m u )  --------  - m i 2 = 0
V a2 \)
(A. 13.a)
I  \  r a \2  A+ ( m2 2  -  mu ) ------- -  m\2 = 0
\ r a 22 )
(A.13.b)
and b = m n  Consequently
r a 2\ ra12
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rau
a = — ^  = e00 
™ 2 \
h _ ran  _ a b -  -  e00
eo\ eio
en
™ 2 2
where \a\ > |&|
Hence
eoo ~ b
e0l elO
en
= b -  a
Similarly equation (A.7) can be solved for the Ra matrix, which yields
R a  =  r m t  R b 1 
Substituting equation A. 16 into A.8 yields
R M L  =  R M T  R b 1 R D L  R b  
Rearranging the above equation yields
R b  R M T  R M L  -  R D L  R b  
R b  N  =  R D L  R b
Where
N R m t  R m l  ~
n12
V W21 n 22 J
Substituting equations (A.2) and (A.6) into (A. 17) yields
'r b n  rbn ^  
\ rb 2\ r b 2 2 j
"11 "12
V"21 n22)
-yL 0
+yL
rbu
Krb 2\
rbl2 '
rb 2 2 j
(A.14.a)
(A.14.b)
(A. 15.a) 
(A.15.b)
(A. 16)
(A. 17)
(A. 18)
0 e
By expanding both sides of the matrices in (A. 18), the following set of equations can 
be obtained:
rbU "11 + rb2\ *12 = rb\ j e (A.19.a)
rbl \ n\2 + rbU n22
*i(NJ*II (A.19.b)
rb2 ln\\ + rb22 n2\ = rb2Xe +rL (A.19.C)
rb2\ nl2 + rb22 n22 = rb22e (A.19.d)
Dividing equation (A.19.a) by (A.19.b), and (A.19.c) by (A.19.d), and rearrange the 
equations result in two quadratic equations, with the same constant terms.
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n \2
rbu
"12
\ rb\2J
T h \ 2 
rb 2\
\ r b 2 2 )
+ ( "22 " "11 )
+ ( «22 - «1 . )
' r b u '
<rb12,
/
«21 = 0
rb21
Let c = r*ll — j  ^ rb2\
rb\2
rb\ j
and d  =
rb22
rb e 33  +
Krb22J 
Consequently
e 23 e 32
-  n2\ = 0
12
d  = - = -  e33 where \c\ > \d\
rb21
e 22
Hence
e 23 e 32
=  C
e 22 
e33 = -  d
(A.20.a)
(A.20.b)
(A.21.a)
(A.21.b)
(A.22.a)
(A.22.b)
Reflection Standard
By applying a high reflection standard (open or short) at the calibration reference 
planes, the reflection on the “ Ra ” adapter can be measured to be YMa with Ya being
the actual standard reflectance. The one port equation can be written as
goi e\o Fa
r M a  -  g 0 0  +  ,  ^
1 -  *11 r a
Solving (A.23) for the actual reflection coefficient Ta yields
r Ma ~ eoo ~ ev goi gio 
gn
g00 + r A/a
Using a & b expressions in equation (A. 14) into equation (A.24) yields 
r Ma ~ b = en  ( -  a +YMa)
••• r a = ----en  a rMa
(A.23)
(A.24)
(A.25)
Similarly the above procedures performed on adaptor “ Rb” with YMb to be the 
measured input reflection and Yb being the actual reflection coefficient of the 
standard, it follows that
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r M b  -  e 33  +
e 23  e 3 2  r b
1 ~  e 22
Solving (A.26) for the actual reflection coefficient of the reflect standard Fb yields
(A.26)
M b e 33 ~  e 2 2
e 23 e 32  
e 22
-  e33 + r M b (A.27)
Using c & d  expressions in equation (A.21) into equation (A.27) yields 
r Al b  + d = Fb e22 { c + r Mb)
d  +  ^  M b:.Tu = 1 (A.28)
e 2 2  c  +  r M b
By using the same type of reflection standard on both sides of the adaptors, then 
assuming Fa ~ Fb . Hence equating equations (A.25) and (A.28) yields
1
e 22 eU
\  f  l T - "N 
c + ^Mb
a M a
(A.29)
d  + r A{b ^
A second equation is required to solve for ex j and e22 in equation (A.29). Therefore, 
we can make use of the measured input reflection coefficient S nM  T obtained when 
the thru standard is connected.
e Q\ e l 0  e 2 2
S \\M T  ~ e00 + .
1 “  e U  e 22
Solving equation (A.30) for en  yields 
1 b  ~  $11 M T
d \ \  —
e 22 a  ~  S \ \  M T
Substituting equation (A.29) into (A.31) and solving for en  yields
(A.30)
(A.31)
en  =
b -  FM a
a -  FMa
c + FM b
d  + FM b  )
*11 M  T
a -  ° 1 1  M  T
(A.32)
The sign of eu  can be chosen based on the type of the used reflect calibration 
standard (open or short). Once eu  value is found equation (A.31) can be used to 
solve for e22
1 b ~ S\\ m T
e 22  ~ en a -  S\i MT
Using equations (A.15.b, A.22.b, A.32, and A.33) will give the following products
(A.33)
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e01 e10 = ( * - « )  «11 (A-34)
e23 e32 = (c ~ d) e22 (A.35)
Once these products are known, the propagation constant y can be found using 
equation (A.12.a)
,-y1 mX\ + m X2 ra 21 = m n  +
W,2 (A.36)
ra 11 a
It is important to find equations which relate the products (^10 e32) ^ d  ( eo ie23)* 
These products will be used in equation (A.6) and other relevant equations in order to 
find the final DUT parameters.
During the Thru measurement, the forward and reverse transmission coefficients can 
be written as
c  e i o  e 32
' 2 \ M T
»\ 2 M T
1“  e \ \  e 22 
e 0 \  e 23
(A. 3 7)
(A.38)
1 -  eu  e22
Solving equations (A.37) and (A.38) for the products (e10 e32) and (e0l e23) yields
eio e32 = ^ 2iA/r ( l— l e 22 ) (A.39)
e 0 l  e 23 =  & 1 2 M T  ( l -  e l l  e 2 2 )  (A.40)
These products are now ready to be used to find the final DUT s-parameters
represented in equation (A.6) above. Therefore using equation (A.6) and replacing Ra
and Rb with their equivalents in equations (A.l) and (A.2) to obtain:
Rm -
1
eio
A a e 00
en  1
R 1D
e 32
~&b e22
~ e 33  1
Where
= e00 e\ 1 “  e0l el0 Ab = e22 e33 -  e 2 3 e 3 2
Replacing the error coefficients in the above equations with the equivalents in
equations (A.14.a, A.14.b, A.21.a, A.21.b) yields
R 1M
e \Q e 32
- A a b 
- e u  1
RD (A.41)
Where
Aa = b e\\ ~ (b -a )e n  = a eu  and Ab = - d  e22 -  ( c - d ) e 22 = ~ c e 22
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Rm in equation (A.41) is the measured s-parameters for the system including the 
DUT. In order to extract the DUT s-parameters, the RD matrix has to be solved. Note 
that the product e0l e23 can be replaced by using equation (A.40) above; 
consequently,
RD ~ el0 e32
-A „  b 
- e n  1
RM
- A b d
~ e33 1
-1
(A.42)
A.2 S to T Parameters Conversion [l]
When two port circuits are cascaded, it is often convenient to organize the signal 
parameters so that the input (port-1) signal parameters (a t and bx) and output (port-2) 
parameters ( a2 and b2) are grouped together. Consider the s-parameter error model 
shown in Fig. A.2 below.
S21aio—►
Port 1 Port 2S22A
S12
Fig. A.2 Two port network error flow graph
The reflected wave amplitudes bx and b2 at ports 1 and 2 respectively are related to
the incident waves ax and a2 by the well known scattering equations:
b\ = 1S'ntfi + S i2 a2 (A.43)
^2 = *^ 2i a\ + $22 a2 (A.44)
Equations (A.43) and (A.44) can be represented in matrix form:
(A.45)
Matrix equation (A.45) deals with the reflected wave forms as a function of the 
incident waveforms, which is not relevant in cascaded combinations. Hence this 
matrix needs to be converted to an equivalent T-parameter matrix, as shown in the 
matrix below:
V 'S u S\2 ~a\
p i . _$2\ $22_ “2_
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V ~TXX Tn a2
_a l_ 721 T22_ P2_
(A.46)
In order to convert matrix equation (A.45) to (A.46), equation (A.44) has to be 
substituted into equation (A.43) to eliminate ax, and then rearranging; this is shown in 
the following steps:
Rearrange equation (A.44):
^2 “  $22 a2ax = (A.47)
>21
Substitute equation (A.47) into (A.43):
bx = A S  a2 + i i  A°2
S 2\ °21
Where A = (£ h  S 22 ~ S X2 ^21 ) 
Rearranging equation (A.47) for ax yields:
(A.48)
ax = (A.49)
>21 >21
Now Equation (A.48) and (A.49) can be combined to form Transmission matrix:
(A.50)V 1 '  -  A Sn a2
_a l. *~*21 $22 1 P i .
Matrix equation (A.50) can now be related to matrix equation (A.45) and used in 
cascade with any other system.
A.3 T to S Parameters Conversion [l]
Matrix equation (A.50) can be expanded to the following two equations: 
b\ = Tn a2 + Tn b2 
ax = T2j a2 + T22 b2 
Rearranging equation (A.52) yields:
(A.51)
(A.52)
(A.53)
22
Substituting equation (A.53) into (A.51) yields:
bx — Tu a2 + (ax T2X a2) (A.54)
22
Hence
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L 12 .bi ~ 7^  +
22
T T 1 11 22 T T 12 21
22
a, (A.55)
Matrix equation (A.45) can be expanded to:
1^ ~ *^11 a\ *^12 ^2
2^ — 2^1 1^ *^ 22 ^2
(A.56) 
(A.57)
Comparing equation (A.56) to equation (A.55) and comparing equation (A.53) to 
equation (A.57) to obtain:
T* \f
S» 12
22
S n = T u
T T 12 21
22
1
S22= - 21
22
(A. 5 8) 
(A.59) 
(A.60) 
(A.61)
References:
[1] G. F. Engen and C. A. Hoer, "“Thru-Reflect-Line:” An Improved Technique for 
Calibrating the Dual Six-Port Automatic Network Analyzer," IEEE 
Transactions on Microwave Theory and Techniques, vol. 27, pp. 987-993, 
December 1979.
[2] D. Rytting, "Appendix to an analysis of vector measurement accuracy 
enhancement techniques," Hewlett-Packard RF Microwave Symposium Digest, 
pp. 1-42, March 1982.
135
A p p e n d ix  B  -  LOSSLESS RECIPROCAL N ETW O RK ANALYSIS Z. A b o u s h
Appendix B
L o ssl e ss  R e c ip r o c a l  N e t w o r k  
A n a l y sis
The [S] matrix for a lossless reciprocal network are symmetrical [1]. To prove this, 
the s- parameters can be presented in a flow graph configuration as shown in Fig. B.l.
Where:
Su e>a
s 2l = 1^ 21 \eJr
s l2 = |«12| e i/3
S 2 2 = 1^ 22w s
Fig. B .l Flow graph for 2-port s-parameters 
The following relations describe the properties of the lossless reciprocal network [1],
N
2 X , - 4 = ^
* = 1
Where, <5, ={* J
J |0  i f ‘ * j
Equation (B.l) implies the following four useful relations,
1^ 12!
+ls21r =1
2 +1^2212 
* ~
= 1
S wS m + S i tS n  —0>11012 *j 21°22
>l2S  n  +^22*^21
(B.l)
(B.2)
(B.3)
(B.4)
(B.5)
Proof 1: |5n | = |522| and |-S2i| =
Re-arranging equation (B.4) to obtain:
*21 =
■SuS11°12
*22
Substituting equation (B.6) into (B.2) yields: 
2
= 1M  +
s n s l2
'22
(B.6)
(B.7)
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Multiplying equation (B.7) by |S22| yields:
(B-8)
Note that the complex conjugate has disappeared due to the magnitude effect. 
Rearranging equation (B.8) yields:
|S „r(|S 22|2 +|S,2|2)= |S 22|2 (B.9)
Substituting equation (B.3) into (B.9) yields:
|s „ |2 = M 2
Hence,
|5n | = |522| (B.10)
Now to prove \S2\ \ = |S12| we need to equate equation (B.2) to (B.3),
|Si i |2 + |s 2i |2 = M 2 + |s 22|2 (B11)
Substituting equation (B.10) into (B.l 1) yields
|s 21|2 = |s 12|2
Hence,
|S2,| = |Si2 | (B .l  2)
Proof 2: Determine the phase relation between the four s-parameters,
Using the properties of equations (B.10) and (B.l 2); and re-arranging equation (B.2):
1*^ 211 = "Ji "1*^ 111 = 1^121 (B.13)
Substitute equations (B.13) with (B.10) and (B .l2) into equation (B.4) yields:
|S, , \eJa Vl -  \St , I2 e -JP + J l  - 15,, |:2 e->r |S ,, \e~JS = 0 (B.14)
Simplifying equation (B.14),
e A<*~P) + e J(r -S)  _  o
+  1 =  0ej(r-8)
ej(a P r+d) _ ? where n=odd number
e j{a-p-y+8*nn) = j = g j0 (B . l 5)
Equating the phase of the two sides of equation (B.l 5) yields:
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a - / 3 - y  + S  + n n  = 0 (B.16)
For a passive reciprocal network (y = p), substituting that into equation (B.16) and 
solving for 5 yields,
S = 2y - a  ± n n  (B-17)
Therefore the four s-parameters for a lossless reciprocal network could be written as 
following:
[S]=
k  \ p J a j r
j r \Su \ej{lY-a±n7t)
(B.l 8)
References:
[1] D. M. Pozar, Microwave Engineering: John Wiley, ISBN 0-471-17096-8.
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Appendix C
St a n d in g  W a v e  A n a l y sis  in  L o ad  
pu l l  M e a su r e m e n t  Sy stem s
In any load-pull system (passive or active), once a non-50 Ohm impedance is 
provided to an active device, this will immediately create voltage and current standing 
waves in the measurement system. In this appendix, for a given system characteristic 
impedance, the voltage standing wave produced and its relation to the device 
maximum available power and the synthesised load-pull reflection coefficient will be 
derived in full.
The analysis can be initiated by considering the signal flow graph shown in Fig. C.l 
below,
v (°) _ a/2 _ V<p
i? W W W \vr
Ima
Pd Zo, Pi V0 Pd !
V dK /I
DUT Emulated 
Load Ref. Plane Load Ref. Plane
3S°-
;a(0)
-►z
► Pd
r d = r LP
Zo, Pi Z Pd
'T ,
'b(O) L b ( 0 :
Fig. C .l Passive load-pull measurement system methodology and its equivalent flow 
graph
Where as is the power wave generated by the DUT, Td is the DUT reflection 
coefficient, Tlp is the load-pull reflection coefficient, r £ is the load reflection 
coefficient and L is the transmission line delay.
The maximum available power delivered by the device under the conjugate match 
condition can be written as
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P =A av
l - u
(C.l)
The maximum voltage at the DUT plane can be written in terms of the incident and 
reflected travelling waves as,
V(0) = 4 l  • (a(0) + b(0))-V z7 = a(0)(l + Td ) • j2yL~0 (C.2)
Where,
a(0) = a s + b (0 ) - rd (C.3)
b(0) = a(0) • Td (C.4)
Substituting (C.4) into (C.3) yields,
a.
a(0) =
l - n .
Substituting (C.5) into (C.2) yield,
(C.5)
V(0)
1 -  r„
(i + r d’ ) V F z 7
di ;
The maximum voltage at the load reference plane can be written as,
V (0  = V2 • (a(f) + bW )- V z 7  = a (0 (l + r , ) • J P l o 
The load reflection coefficient is related to the DUT reflection coefficient by 
rV L 2 = r d*
and when the DUT is conjugately matched then
r LP “ r ;
(C.6)
(C.7)
(C.8)
(C.9)
Hence the maximum voltage along the transmission path up to the load reference 
plane can be written as,
r
V(z) = V2 a(Q(l + r £) - A/ z 7  = a(0)-L  l + - f  - J P l o (C.10)
Substituting (C.5) into (C.10) yield,
V(z) = •L
i - i r d r
Substituting (C .l) into (C.l 1) yield,
(C .ll)
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v(z) = ^ 2 P av - z 0 - ( i - | r d |2)  —  
Simplifying (C. 12),
N '
(C.l 2)
v(z) = r Pav'zj0 -L-
f
l + ~2 (C.l 3)
i - F d l
Taking the magnitude of (C .l3) yield,
V(z) =
2 P  - 7I z. r ay i^Q
i - r .
i+ ^ 4
L2 ,
[ 2 P a„ • z n r L P Nav
i - r ,
i + (C.l 4)
Substituting L = e ^  into (C .l4) yield
-2j/fe jV(z)
2Pa v Z
l -  r H
i + r, (C.l 5)
The maximum available delivered power Pav can be related to the actual delivered 
power Pd. In order for the DUT to deliver its maximum rated power, it needs to see its 
conjugately matched load. Based on the flow graph of Fig. C .l, the power delivered to 
the load Pd can be written as
Pd = a(0) • a(0)* -  b(0) • b(0)* = a(0) -a(0)*(l - |rLP|2) = |a(0)|2(l - |rLP|2)
(C.l 6)
Also,
a(0) = a s + Td • b(0) = a s + Td • r LP • a(0)
Hence,
a*
a(0) =
i - r d - r LP
Substituting (C .l7) into (C.16) yields
(C.l 7)
( i - | r Lp|2)
| i - r d - r LP|
Substituting (C.l) into (C .l8) yield
(C.l 8)
Pd ~  P av
/ 2 > ( 2 ^
1 - r lp 1 - r d
V / V )
i - r lpr d
(C.l 9)
When the device is conjugately matched then Tlp = |Td | and (C. 19) reduces to,
141
A p p e n d ix  C  -  S t a n d i n g  Wa  v e  A n a l y s i s  i n  L o a d - p u l l  M e a s u r e m e n t  S y s t e m s z. A b o u s h
Pd = Pav (C.20)
Substituting (C.20) into (C .l5) for the conjugate match condition yield,
V(z)= f ^ % ( l  + rLPe-2^ )  (C.21)
v H r Lp|
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Appendix D
L o a d -p u l l  P o w e r  A n a l y sis  fo r  n o n  
50 O h m  M e a su r e m e n t  Sy st em s
Consider the full signal flow graph model of Fig. D .l, where the active load-pull 
measurement system presented in chapter 4 of this thesis is connected to the DUT via 
an impedance transformer with reflection coefficient T. An equivalent reflection 
coefficient Tl is also included in the model to account for a non-matched 
measurement system.
y j l - \ l ] 2 e j r
w  w w w
\Y\eJa ' r v | i y '  1 f \TL \ e J4L
•  < ----4 --- ------- 4---- ------ •
VHrf
a .  e J*  =  V,
Fig. D.l Error flow graph for the impedance transformer connected to a non-50 Ohm
measurement system
The above model is also valid for a normal system without impedance transformer. 
This could be achieved by setting the transformer reflection coefficient T to zero. The 
impedance transformer signal flow graph of Fig. D.l is assumed to be lossless 
therefore it obeys the lossless reciprocal network rules (Appendix B), which implies
p  — 2y — ct±  yaji , n=odd number (D. 1)
The load-pull reflection coefficient seen by the device can be defined as (equation 
4.4)
lp
b Le-
V0 a Le
=  r L P  e (D.2)
Also one can write (Fig. D l),
b Le j ^  = Tin a Le - ^  + Tx a s e (D.3)
Where
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. . (l- |r |2 )ej2?'|rL|ej,!L
I’m = + M , 2 , |LL , and Ft  = y i- |r |V >  
1-lr, \Y \e ^ +^L | c  l ~ \ L L \
Since the active load-pull process deals with the relative phase between (pa and <f>s , 
therefore (f>a could be set to zero to simplify the problem. Solving (D.3) for al and 
taking its magnitude squared yields,
2
I |2 
\a L \  =
i - l r ,
as  e-
L P \ l -  r , riej(P+<fiL)
(D.4)
Where PLP = |as |
The net power delivered by the device is written as,
Pd = |a L|2 - |b L|2 (D-5)
Substituting (D.2) into (D.5) and rearranging yields
Pd = k | 2 - | r Lp a Le ^ | 2 = |a L|2( l - | r LP|2) (D.6)
Substituting (D.4) into (D.6) and simplifying yields
Plp = Pdf | r Lp |2 + | r |2 + | r L|2 + | r LP |2 | r |2 | r L |2 -  2 | r L | • |r | • (l+ |r LP |2 )• cos(^f + )
-  2 |rLP| • |r | - (l + | r L|2 )• cos(#> -  a) + 2 |rLP| • | r L| • | r |2 • cos(/i + - a )
-  2 |rLP | • | r L | - cos(«sb -  2^ -  ^ l) ] / ( i  -  | r |2 (i -  | r LP|2) (D.7)
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Appendix E
KLOPFENSTEIN TAPER DESIGN
The Klopfenstein impedance transformer has the advantage of being the shortest (in
length) impedance transformer for a given pass-band reflection coefficient [1]. The 
Klopfenstein taper is derived from a Chebyshev stepped impedance transformer, but 
where the number of sections increases to infinity.
The transformer design assumes a lossless system, and since this kind of transformers 
can only works on transforming real impedances this produces a purely imaginary 
propagation constant y which is proportional to the frequency. The procedures 
presented here avoid detailed theory but summarizes the taper design procedures.
The design starts by specifying the desired transformer impedances which then can be 
used to calculate the transformer reflection coefficient at zero frequency [2],
The transformer resulting input reflection coefficient with a specified pass-band 
reflection coefficient can be found using the following equations [2].
where Tm is the passband ripple which is used to determine the variable (cosh A)
Zl + z o 2 ^ Z 0>
(E.l)
cosh(A)
(E.2)
cosh(A)
(E.3)
cosh (A) = —  
r m
(E.4)
-  rHence, A = cosh- —frj
(E.5)
And I  is the taper length and; f) is the propagation constant defined as;
(E.6)
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The Klopfenstein taper’s pass-band region starts when ( f i t )  > A with “A” being the 
point at which the maximum reflection coefficient occurs in the passband. This then 
allows for the determination of the length of the taper required for a specified 
frequency by using the following equation.
0 t  = A (E.7)
Having determined the taper length, the logarithmic characteristic impedance
variation for Klopfenstein taper as a function of taper length can be used (equation E.8
below) to calculate the impedance at each impedance step [2]:
r 2 z
ln(Z(z)) = ^ ln (Z 0Z L) h-----t t t t
2 cosh(A)
A 2(p - r - l  A where 0 < z < £ (E.8)
Where the function <f>(x A) is defined as,
x l , ( A V l - y 2 l
^(x,A) = -^ ( -x ,  A) = f V  ------- ^ -dy
0 A ^ / ^ 7
for |x| < 1 (E.9)
Where Ii(x) is the modified Bessel function, equation (E.9) should be calculated 
numerically, alternatively a simple program for doing this is available in [3] which 
has been used in the transformer design used in this thesis.
Its worth mentioning that Klopfenstein taper experience discontinuous change in 
characteristic impedance at each end of the taper, this is due to the approximation 
made to the differential equation used to derive the taper formula [1]. Using equation
(E.l) in the format Tq = ^ ln
Vz o J
ensure minimum discontinuity [1].
A program has been written which calculate the transformer impedance as a function 
of transformer length; this is shown in following procedures.
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Specify firs t im p e d a n c e ........................................................ z i  := i
Specify seco n d  im p e d a n c e ................................. z2  = 5 0
Speed transfo rm er length in m e te r ............................ Length =o osi
Specify transfo rm er reflection c o e ff ic ie n t =0 °!
6 Function Evaluation
plu( z. A) ak<— 1 
bk<— 0 .5 -z  
ck*- bk 
plu<— bk
for k e 1.. 1000 
tk « -k
c k * -c k  ( l  -  z ')  
(ck  +  2 ft; bk)
bk*
ak*
(2-fk  + 1) 
A-- ak
4- fk- ( ft: +  1) 
plu<— phi + ak bk
Specify num ber of s te p s  and  ca lcu la te  the  im pedance for each  s tep
z0( z  1. z 2 . gni. steps. Length) : = e0<— 0.5-hi zl
coshA<— —  
gni
A«— acosh( cosIlA) 
for z s e  0 .. steps 
zs
steps
so
zui<— e
0 ? lu(zl z2) n— = A" phi(z.A)
cof?hA
0 ? ln(zl z2) — *0
ZU1
zout*- e
Ksteps-|-zs. 1
l l  , <— ZOlltsteps — zs. 1
cosliA
A" plii(z.A)
zs.O Length-1000
zs-|-steps. 0 -h 0 5 Length-1000
h
Evaluate the above function
v : = z0( z l . z 2 . gni. 30. Length)
Write the matrix to a text file
WRITEPRN( "c: Transformer dat") : = v
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Appendix F
Im p e d a n c e  T r a n sfo r m e r  
C h a r a c t e r ist ic  Im ped a n c e  
M e a su r e m e n t s
Measuring the characteristic impedance of transmission lines with wide geometry can 
become a problem due to the large discontinuity that can exist between the measured 
line and the launching structure, which is normally a 50 Ohm structure. In this 
appendix, an attempt has been made to measure the impedance of the taper’s 
(presented in chapter 4 of this thesis) low-impedance side.
Two methods have been adopted to determine the impedance transformer’s 
characteristic impedance. The first uses a number of transmission line sections with 
different characteristic impedances, starting with 50 Ohm and ending with a line 
which has the same dimension as the taper’s low-impedance side. Therefore the 
discontinuity effect between the 50 Ohm line and the taper’s low-impedance side can 
be minimised. The second measurement method involved attaching a number of 50 
Ohm terminations via SMA connectors to the transformer lower impedance side, and 
perform one-port measurement to extract the impedance. Both methods are discussed 
in details below.
F.l Stepped Impedance Method
With the impedance transformer designed and fabricated, it was important to verify 
whether the impedances at both ends of the transformer were in agreement with the 
EM simulations. The authenticity of the impedances would confirm that the 
transformer was fabricated correctly and when it came to testing, allow for accurate 
characterisation of the transistor where all the measurement results are normalised to 
the impedance transformer’s characteristic impedance. One of the methods adopted 
for extracting the impedance involved fabricating stepped impedances of the 
transformer. The stepped transmission lines can be fabricated to mimic the impedance 
changes along the taper as shown in Fig. F.l below.
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Impedance
50 a  Line lm P f d a " ce
Step-2
Step-1 (Analogous to the
transformer low
impedance side)
Fig. F .l Stepped impedance methodology to aid measure the impedance of the
transformer low impedance side
The high impedance (50Q) side of the transformer was measured by simply 
fabricating a 10mm long transmission line with 1.325mm in width (the measured 
width at the transformer 50Q side) using the same transformer board (TMM4) 
specified in this thesis.
All transmission line measurements have been conducted using the Anritsu Test 
Fixture (Fig. F.2) and HP 8510 Vector Network Analyser (VNA), the measurement 
system was calibrated using Anritsu in-fixture calibration standards. The transmission 
line’s s-parameters are then measured and stored as a CITI file format, readable by 
Agilent Advanced Design System (ADS).
Fig. F.2 Anritsu universal test fixture 
For a given length of transmission line, four s-parameters can be measured, from 
which the line characteristic impedance can be calculated. Firstly, the measured s- 
parameters are converted to ABCD parameters. Where for a transmission line of 
length I, characteristic Impedance Z0 and propagation constant /? the transmission line 
ABCD matrix can be written as [1]:
cos p t  jZ Q sin p i
jY 0 sin p i  cos p i
~A B
C D
(F .l)
150
Appendix F  -  Impedance Transformer Characteristic Impedance Measurements Z. A bo u sh
Where Y0 = —!— (the transmission line admittance)
Dividing B-parameter by C-parameter while taking the square root yield: 
' JZ0 sin /3t _ r
Z0 - . / -  = 'Zo (F.2)C \  jY 0 sin f3l
Using the above-described method, the measured transmission line’s s-parameters can 
be loaded into ADS and then used to calculate the line’s characteristic impedance. 
The first measured transmission line was the 10 mm (50 Q) which was measured up 
to 6 GHz. The line extracted impedance is shown in Fig. F.3 below.
ml
?  50-  .c
O  4 0 -
Q)
£  3 0 -  
co
"§ 2 0 -  Q.
^  10- m1freq=2.000GHz
mag(z0)=47.640
62 3 4 51
Frequency (GHz)
Fig. F.3 50 Q line impedance plot as a function of frequency.
The results above shows that this line impedance is 47.64 Q at 2GHz which represent 
the taper high impedance side.
The next step was to extract the characteristic impedance at the low-impedance end of 
the transformer. Since realising a 50Q to the 7Q transmission line is difficult due to a 
high level of mismatch (discontinuities). Therefore an intermediate stage (Impedance 
step-1 in Fig. F.l) was introduced to reduce this mismatch.
The stepped transmission line fabricated to do this is shown in Fig. F.4. It consists of 
a 10mm long 50Q line (47.64Q measured) of width 1.325mm that steps to a 10mm 
line length of width 4.6mm (of unknown impedance) and then back down to a 10mm 
line of width 1.325mm.
The stepped transmission lines combination of Fig. F.4 s-parameters were measured 
using the HP 8510 VNA. In order to extract the unknown impedance, (i.e. the line of 
width 4.6mm), the ABCD matrix method presented above was used.
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[S2]
4.6 mm
[S.] Impedance
Step-1
Unknown
Zo
[Si]
50 Q 50 n 1 .325 mm
1 10 mm 1 10 mm \ \ 10 mm
Fig. F.4 Illustration of the stepped transmission lines fabricated to extract the 
unknown impedance (Impedance step-1 of Fig. F.l)
To do that, the unknown impedance line s-parameters has to be extracted first [S2]. 
Using the measured s-parameters for the 10mm long (1.325mm wide) transmission 
measured earlier [Si]; and by using ADS, it is possible to de-embed the s-parameters 
[Si] from the measured s-parameters of the stepped transmission lines combination of 
Fig. F.4.
Having extracted the unknown impedance line s-parameters [S2], the line impedance 
can be extracted using the ABCD matrix method described earlier which revealed the 
impedance shown in Fig. F.5 below.
? 20-.c
O
« 15-oc
•3 1 0 -
<DQ.
.§ 5 - ml
freq=2.000GHz 
mag(z0)=21.631
Frequency (GHz)
Fig. F.5 Impedance measurement of the unknown impedance line (Impedance step-1)
of Fig. F.4
Another step is required to obtain the impedance at the transformer low impedance 
side. Therefore the stepped transmission lines combination of Fig. F.6. was fabricated.
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[ s 3]
[S.]
[s2]
Impedance
Step-2
Unknown
Zo
J s i L
[Si]
50 Q 21 21 a 50 Q
u ►
1 10 mm 5 mm
^ w
10 mm 5 mm 10 mm
Fig. F.6 Stepped impedance transmission lines combination fabricated to extract the 
transformer low impedance side (Impedance step-2 of Fig. F .l)
Similar procedures used to extract the unknown impedance step-1 of Fig. F.4 were 
used to extract the impedance step-2. Using the stepped transmission lines 
combination of Fig. F .6 and by using the de-embedding techniques using ADS as 
done previously it was possible to extract the s-parameters [S3] for the impedance 
step-2 line of Fig. F .6 from which the line impedance was extracted (Fig. F.7).
m l
freq=2.025GHz 
mag(Z0)=7.194
6 0 -
O
0oc 4 0 -
0■O
0
Q- 2 0 - m1
62 3 4 51
Frequency (GHz)
Fig. F.7 Impedance measurement of the unknown impedance line (impedance step-2
of Fig. F.6)
Putting the impedance step-2 geometry into ADS-LineCalc reveal the impedance of 
this line to be 7.13Q at 2 GHz, which is in a very good agreement with the measured 
value. The above impedance value can be compared with that of the HFSS 
simulations used for the design of the transformer as shown in Fig. F.8 below.
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7.50
^  7.40-
^  7.30-
•O 7.20- 
0)Q.
7.10-
7.004.
Frequency (GHz)
Fig. F.8 HFSS impedance simulation results at the transformer low impedance side
Both the simulated values (7.17Q using HFSS and 7.13Q using ADS-LineCalc) and 
the measured value of 7.19Q are very close. This result further confirms that the 
ABCD matrix method used for extracting the impedance from the stepped line is 
reasonably good for such complex stepped lines combination (Fig. F.l).
F.2 Multiple Load Termination Method
Another method to determine the impedance of the transformer at the low impedance 
end is by attaching a series of 50Q loads in parallel to the low impedance side of the 
transformer as shown in Fig. F.9.
Fig. F.9 A broadband impedance transformer terminated with two 50Q SMA 
launchers on the low impedance side
By terminating the low impedance side into two 50Q loads which is equivalent to 
25Q broadband termination (assuming that the terminations are exactly 50Q) this 
automatically transforms the load(s) attached to the transformer to the transformer
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high impedance side so that the characteristic impedance Zo seen by the VNA 
becomes the impedance at the transformer low impedance side which is thought to be 
(7Q). The reflection coefficient T is defined as:
Z/ - Z 0r =
Z i  + z 0
As the 50Q loads are in parallel: Z/ =
(F.3)
50Q
No. o f  loads
Having attached two loads to the low impedance side so Z/ = 25Q. Re-arrange 
equation (F.3) so that:
1 -T
l + r (F.4)
Using calibrated HP 8510 VNA, a one port measurement was performed to measure 
the transformer reflection coefficient (T). ADS was used to calculate Zo (Fig. F.10 ) 
using equation (F.4) for a frequency range of (l-6GHz).
m l 
freq=2.000GHz
Z0=7.271
Frequency (GHz)
Fig. F.10 Impedance measurement of the low impedance side of the transformer for a 
frequency range 1 -6 GHz using multiple load termination method
From the above figure the impedance was found to be 1210. at 2 GHz. This value is 
similar to the value obtained using the stepped impedance method, ADS-LineCalc and 
HFSS simulations. The results of Fig. F.10 above shows how the method begins to 
produce discontinuities at higher frequencies; the method can be improved by 
attaching a number of precision loads to the transformer low-impedance side.
The similarity in the values obtained using the multiple load and stepped impedance 
methods suggests that both measurement methods are reasonably adequate in 
extracting the impedance at the transformer low impedance side.
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Further improvement can be performed on the stepped impedance method is by 
measuring more lines with different lengths and different combinations. The measured 
results can then be averaged to obtain more accurate impedance measurement over 
wider bandwidth.
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A bstract —  This paper describes the design, simulation and 
measurements o f a novel 5X5mm2 surface mount Liquid Crystal 
Polymer (LCP) package which uses micro vias as a means o f  
signal transition. The new package offers excellent thermal 
dissipation due to a cavity for device mounting, hence, 
eliminating the need for thermal vias. For the package design a 
novel matching technique was developed to match the micro via 
to 50S2 transmission line. The novel design allowed for a 
broadband response with 0.3dB o f insertion loss and 20dB return 
loss up to 50GHz. The package achieved 40dB o f isolation (after 
bonding) for a 1.2mm MMIC gap. To obtain accurate package s- 
parameter measurements a 2-tier calibration procedure was 
deployed to rapidly extract the package response. Further 
developments utilizing the good thermal conductivity o f  the new 
package technology for high-power LDM OS devices are 
presented
Index Terms —  Broadband Communication, Calibration, 
Ceramics, Laser Machining, Microstrip, MMICs, Packaging.
I. In tr o d u c tio n
Miniaturization, power and increasing functionality arc 
main drivers for future wireless communication systems. Also 
broadband wireless applications such us computer network 
equipment and multiband RF/microwave modules are placing 
RF packaging technology under continuous pressure to fulfill 
these requirements whilst maintaining low cost
Since RF components are normally packaged, RF 
performance can be strongly affected. Substrate materials such 
as LTCC have been widely employed in package 
manufacturing [1] which can provide an excellent RF 
performance but yet are still rather expensive. Plastic SMT 
packages have been reported [2] which can reduce the cost 
however at the expense o f RF performance. New organic 
liquid crystal polymer substrates [3][4] on the other hand have 
shown their abilities to provide a very good alternative to 
LTCC material by providing excellent performance while 
significantly driving down the costs [5],
A further important characteristic for MMIC packages is 
their thermal conductivity as MMIC devices generate a lot o f 
heat at high frequencies. In particular; GaAs devices are 
subject to this problem because o f the poor thermal 
conductivity of GaAs. Previously reported packages [5] 
address this problem by incorporating thermal vias directly 
underneath the MMIC device. This approach has its limitation 
however since only a finite number of vias can be placed 
between the mounting board and the device. The package 
proposed in this paper provides excellent heat dissipation by­
placing the die inside a cavity in the dielectric thus eliminating 
the need for thermal vias, consequently reducing the cost even 
further. However in order to be able to miniaturize the 
package and allowing for hennicity, micro vias [6] were 
introduced. In contrast to conventional through vias [7] the 
micro via results in better control of the impedance of the via 
transition section. A positive outcome was that no changes in 
the geometry^ o f  the feed lines were necessary to compensate 
for the via effect, giving a broadband performance of the 
manufactured packages.
II. Pa ck ag e  D escription  
The package consists of two layers o f metallization (Fig.l). 
The bottom plane contains a short section of transmission line 
connected to a coplanar waveguide with 50 Ohm 
characteristic impedance. On the top plane a 50 Ohm 
microstrip line is connected to the bottom plane using a micro 
via. The micro via is terminated into a cylinder base to 
provide the necessary capacitance to ground. Unlike previous 
package technologies, this package has a 2 mm cavity for the 
direct mounting of MMICs onto the solid bottom gold plated 
copper layer. The advantage of using the cavity is to provide 
excellent thermal dissipation which eliminates the need for 
thermal vias.
Fig. 1 Proposed Thermally and Electrically Enhanced LCP Package 
Layout (a) Top View, (b) Bottom View.
III. Pa ck ag e  D esig n  A n d  O ptim ization
The motivation behind this work is to design a package with 
an all-pass filter characteristic with veiy low losses whilst 
introducing minimum interruption in the signal flow within 
the transition between the package and the structure onto 
which the package will be mounted. In almost all cases the 
mounting structure consists o f transmission lines connecting 
the LCP package with a circuit board. To achieve the all-pass 
filter characteristic of the LCP package and its smooth 
integration with the mounting board, it was decided to design
0-7803-9542-5/06/$20.00 ©2006 IEEE
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a package which has an equivalent circuit model similar to 
that of a transmission line. The models o f a transmission line 
consist o f either a series o f T- or 71-section networks o f 
capacitances and inductances producing an all-pass filter. The 
series of networks can be extended through additional similar 
T- or 7t-sections without decreasing the bandwidth of the 
resulting new network. Thus, matching the equivalent circuit 
model of the package to the one o f  the transmission line 
should ensure a minimal effect on the signal flow.
To achiev e this, a small signal circuit model was derived for 
the package based on the package structure and is shown in 
detail in Fig. 2. The floating transmission line (Ti) at the 
bottom plane represents the launching point from a coplanar 
mounting structure. The section with no coplanar mounting 
structure underneath is referred to as the transmission line T2, 
which is connected through a via structure to 50 Ohm 
microstrip line T3 on the top layer.
1 V ia  S e c t i o n  > T 3 1
L C P  D ie le c t r ic L C P  D ie le c t r i c
1 11 --------------- G N D
(a)
(b )
Fig.2 One Side of the LCP Package Shown in 2D Representation (a) 
and 3D Representation (b).
Based on the package geometry shown in Fig. 2, a simple 
equivalent circuit can be derived (Fig. 3),
C c
PiO- Ti + T2
'91
—O P2
T
'92
Fig. 3 Package Equivalent Electrical Circuit.
In this model the via was modeled as an inductance in 
parallel with capacitance, the inductance L comes from the
via’s self inductance, whilst the coupling capacitance C c 
comes from the coupling between the top and bottom pads 
around the via. The capacitances to ground C g1 and C g2 
represent the coupling of the top and bottom via pads to the 
ground plane.
Within the resulting model, the parallel combination of L 
and C c  forms bandstop filter which will resonate at 
f 0= l/2irlLC c. This characteristic is contrary to the required 
broadband behavior of an all-pass filter. However, the section 
consisting o f the inductance L and the capacitances C gi and 
C g2 resembles the 71-section of the equivalent circuit model of 
transmission line. To increase the similarity further it is 
important to reduce or even eliminate the capacitance Cc. 
This can be accomplished by two methods, i.e. either by 
reducing the dielectric thickness D  which will lead to an 
increase in the capacitance’s even mode and therefore reduce 
the odd mode, or by misaligning the via top and bottom pads. 
The disadvantage of the first method is that it will give rise to 
the capacitance C g2. The second method can be achieved 
rather readily through the use of micro via where the top via 
radius is increased relatively to the bottom via radius. 
Applying both methods on the coupling capacitance C c  it was 
possible to dramatically decrease its value, thus virtually 
eliminating it from the equivalent electrical model -  at least as 
a first approximation. As a result the simple 71-section similar 
to the one of a transmission line is obtained. However, the two 
capacitances values at both ends of the via, without any 
optimization, yield a low-pass filter characteristic.
To further approximate the package characteristics to that of 
a transmission line it is important that an arrangement where 
C gi = C g2= C a is attained. The capacitances C g1 and C g2 were 
fonned by the introduction o f two additional features within 
the LCP package; firstly is the ground plane at the bottom 
layer and secondly the pads at the bottom and top layer 
connecting the micro via to the transmission lines T 2 and T 3. 
Both can be controlled by either varying the gap between the 
bottom via pad and the ground plane (R 4 -  R3) and/or by 
varying the effective mean geometric distance of the top via 
pad from the bottom ground. To balance out both capacitances 
at both sides o f the via the following relationship could be 
realized
R 4 - R 3 * V d 2 + ( R 4 - R i ) 2 (1)
With the right hand side of (1) relating to the effective mean 
geometric distance between the top via pad and the bottom 
ground.
Conclusively, the introduction of the micro via with pads on 
the bottom and lop layer as well as the ground plane allow a 
50 Ohm environment to be maintained across the via section 
(Zcr'lL/Cg) over a large bandwidth. To further optimize the 
broadband behavior o f the new package the radius o f the via 
has been kept large. This maximizes the available surface for 
the conduction o f the signal, hence, minimizes the surface 
impedance effect due to the decreasing skin depth with an 
increasing frequency.
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It is interesting to note that the above introduced structure 
and its flexibility can be readily utilized to take into account 
the effect o f bonding wires. For instance, the capacitance to 
ground C02 could be tuned to provide the conjugate matching 
for the bonding wire inductance.
IV. P a c k a g e  S i m u l a t i o n ,  R e a l i z a t i o n  a n d  M e a s u r e m e n t  
A liquid crystal polymer laminate Rogers R/flex3000 (D.K. 
2.9) was chosen as a package substrate. The dielectric 
thickness was 100 pim with 50 pim and 100 pim gold plated 
copper cladding on the package top and bottom surfaces 
respectively. Based on the discussion presented in the 
previous section, the package has been designed and its s- 
parameters have been simulated using Ansoft HFSS. The 
simulation was performed for only one side o f the package as 
shown in Fig. 4
T o p  V iew
B o tto m  V iew
Fig. 4 One Side LCP Package Representations Using HFSS.
Following the simulations, the package of Fig. 1 was 
manufactured with a set o f TRL calibration standards (Fig. 
5 a).
I I  I I I I  l  
9  1 1 1 1  9  
I I 41 <1 41
Thru (a)
Reflect
Line
(b )
Fig.5 (a) In Package TRL Calibration Standards, (b) One Package 
Side Error Flow Graph (S-Parameters).
These calibration standards consist of the package itself for 
the open standard and packages with a modified geometry to 
realize the thru and line standards. The measurement process 
included a 2-tier calibration process. First the measurement 
system, consisting of an Agilent 8510 VNA, was calibrated up 
to its on-wafer probes using an on-wafer TRM calibration. In 
the second step a second tier [8] calibration was carried out 
using the TRL calibration standards described above.
From the TRL cal (2nd tier) step a complete error model for 
the package was obtained, representing the actual package s- 
parameters (Fig. 5.b). One draw back of this method of 
characterization is the fact that the actual insertion loss of the 
package is not available as independent parameter, but always 
as the product |s2I||s12|e i2/ (Transmission Tracking 
Coefficient) o f s2i and sJ2 parameters.
In order to extract the insertion loss of the package the 
square root o f the transmission tracking coefficient should be 
taken to obtain ± |s21| e ir • The resulting sign ambiguity can be 
resolved using the lossless reciprocal networks properties [9],
S, ,S 12 +  S 21S 22 = 0 (2)
Once the phase is decided then the package s-parameters arc 
available and can be readily imported into a CAD program 
(e.g. ADS) as a measurement based model, hence, allowing its 
use within the design process o f the MMIC.
 Simulated Measuredo
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F r e q u e n c y  (G H z)
Fig. 6 Measured and Simulated S-Parameters for the Package of 
Fig.5
Having done the above procedures, the actual s-parameters 
for one side of the package were measured and compared to 
the simulation results (Fig. 6)
From these measurement results (Fig.6) it can be seen that 
the package has sustained 20 dB o f return loss and 0.3 dB 
insertion loss up to 50 GHz. Comparing the measured results 
to the corresponding simulated data shows a good agreement.
To investigate the effect o f bond wires on the isolation 
performance o f the package, a basic measurement has been 
carried out. For this measurement the package feed lines on 
the top layer (P2 in Fig.4) were bonded to the cavity ground 
on both sides leaving 1.2mm gap between the two bonding 
wires. The resulting package isolation was found to be better 
than -40 dB (Fig. 7) over the entire bandwidth.
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Fig. 7 Package Isolation measured with bond wires to ground.
To identify the effect o f the lid on the package performance, 
further measurement was carried out on a 5X5 mm2 package 
(with 2mm thru line in the middle) with and without the lid. 
Again, the measurement results revealed that the package lid 
had a minimum effect (Fig. 8).
 No Lid Response ------- With Lid Response
E -40
-60
-0 .4  S
-0 .8  o
-1.2 S0 10 20 30 4 0 5 0
Frequency (GHz)
Fig. 8 Package Performance With and Without the Lid.
V. Fu rth er  d evelo pm en ts
The LCP laminate process presented above is very versatile 
and its high thermal conductivity' makes it highly suitable for 
the packaging of high power devices. For example, 30W and 
100W packages based on laminates have also been realized. 
Initial measurements o f 30W LDMOS devices (Fig 9.a) have 
confirmed the good predicted RF and thermal performance.
(a) 
(b)
Fig. 9 High Power Laminate Rased Packages, (a) 30Watt Package 
with 30W Device Attached and (b) 100Watt Package.
The package in this case (Fig 9) consists o f gold plated 
copper heat sink with 1 mm thickness, a laminate frame w hich 
has been cut using laser technology to form the input/output 
conductor wings and the laminate ring which isolates the input 
and output leads from the electrically conductive heat sink.
The laminate structure is bonded to the heat sink using FR4 
film. Finally the package is capped with a lid made of the 
same laminate material. At present measurement are under 
way to evaluate the performance of these high-power laminate 
based packages.
VI. Con c lusio n  
A novel, low-loss thermally enhanced LCP package has 
been presented. The low manufacturing costs make the 
package suitable for a large range of RF and high-frequency 
applications. The optimized micro via design coupled with 
good characteristics o f the LCP materials result in a very good 
package performance suitable for frequencies up to at least 50 
GHz. Furthermore, the flexibility of the presented novel 
packaging process lias been demonstrated by presenting liigh- 
power packages optimized for basestation transistors for the 
telecommunication industry.
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Characterization of High Power 100Watt Transistors
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A b stra c t —  This paper presents, for the first tim e, a 
vvaveform/time-domain m easurem ent system  with active 
harmonic load pull that is capable o f characterising 100W  
LDMOS devices. In order to achieve the required high- 
power capability the m easurem ent system  em ploys a new  
bias-tee design [1] coupled with broadband im pedance  
transformers [2]. The unique characteristics o f  the high- 
power bias-tee increases the perform ance o f the 
measurement system up to 12GHz, 100W CW  for the RF 
channel, and 100V, 10A for the DC channel. The broadband  
impedance transformers are em bedded within the time- 
domain measurement system and dram atically reduce the 
power levels required from the active load-pull system  for 
device characterization. This system  is dem onstrated  
through the successful characterisation o f a 100W  LDM OS  
device, where only 120W o f active load-pull pow er is 
required to emulate the low im pedance optim um  load. This 
represents a remarkable reduction in required pow er from  
the impractically high 688W  needed in a conventional 
system with no im pedance transform ation.
I. Introduction
A number o f  CAD tools and measurement instruments 
have been developed for the design o f  base-station 
amplifiers. However, the CAD tools are completely 
dependent on the availability o f  accurate large-signal 
models and hence large-signal data, i.e. current and 
voltage waveforms. Instrumentation for the 
characterisation o f  devices at higher power levels is 
generally limited to passive load pull systems [3][4]. One 
disadvantage o f  the passive approach is the time required 
to perform a complete load-pull characterisation o f  a 
device. This becomes particularly noticeable when 
devices are optimised for harmonic as well as 
fundamental loads, in which case the device performance 
has to be measured for many combinations o f  the 
harmonic impedances. For example, an optimisation over 
three harmonics with a grid containing 100 points at each 
frequency would lead to 1003 measurements. 
Furthermore, sweeping impedances at the device output 
plane provides only limited understanding o f  the device 
mode o f operation, which becomes an important point 
when analysing the device or amplifier performance. The 
ability to measure and control the relative phase o f  all 
harmonics is critical when characterising more complex, 
multiple-device structures such as the Doherty amplifier.
These disadvantages, i.e. the extensive measurement 
times and lack o f information can be overcome by a time 
domain/waveform measurement systems in combination 
with an active load-pull allowing for device optimisation 
through waveform engineering [5].
Until now, there has been no active harmonic load-pull 
measurement system that can accommodate device power 
levels in excess o f  30W. This is a limitation that can be
attributed to two significant factors: Firstly, the difficulty 
in achieving the required power handling capability o f  all 
critical system components such as bias-tee’s, and 
secondly, the rapidly increasing load-pull power required 
due to increasing differences between the measurement 
system characteristic impedance (50£2) and the DUT 
optimum impedance (sub 2Q).
The impedance differential can also result in high 
standing wave ratios in excess o f 25 that can cause very 
large voltage and current peaks along the transmission 
path. These can easily damage fragile system 
components.
In this paper a novel system capable o f  measuring high 
power devices in excess o f 100W is presented. It is 
constructed by combing an active harmonic load-pull 
measurement system [1][5], with high power bias-tees1
[1] which uses a novel design involving the connection 
o f two 90° hybrid couplers back to back. Broadband 
impedance transformers [2] [6] have been designed and 
are inserted between the DUT and the measurement 
system in order to reduce the measurement system 
characteristic impedance at the device plane to a level 
much closer to the device impedance. As the 
transformers are resonance free over a wide bandwidth 
(1-12 GHz), the system can be fully calibrated using 
standard TRL calibration techniques, thus allowing 
active harmonic load-pull measurements.
II. M easurement System D escription and 
Limitations
A measurement system (Fig. 1) combining time domain 
waveform and active load-pull entities has been 
developed at Cardiff University [1][5].
fa ESC
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Fig. 1. Active load-pull measurement system including the 
impedance transformer
Supplied by MPower Microwave Ltd, Cardiff, UK
Fig. 1 illustrates the block diagram  o f  this system, 
which essentially measures the absolute incident and 
reflected waveforms at the calibrated reference plane, 
and is based around the two channel M icrowave 
Transition Analyser (MTA). The synthesized sweeper is 
used as a source signal generator, w hile the active load- 
pull system comprises a set o f  phase coherent signal 
generators and amplifiers (with 200 W att fundamental 
drive amplifier) that are responsible for presenting the 
desired fundamental and harmonic impedances. W ith the 
exception o f the DUT, the characteristic impedance o f  
the system is 50 Ohm.
Fig. 2 represents a 100 W att device inserted into the 
measurement system o f Fig. 1, the device has been 
modeled as a simple voltage source (V d) in series with an 
impedance (Zd).
1 0 0  W a tt  
D e v ic e
50 Q Line
Emulated Load Plane
Load-Pull
Fig. 2. Impedance Mismatch Representation for the Active 
Load Pull System
The large relative difference (Fig. 2) between the 
system and DUT impedances limits the capability o f  
conventional load-pull systems when m easuring the low 
impedance associated with many high pow er devices, 
therefore the system has been modified to accom m odate 
impedance transformers at the DUT input and output 
ports which bring the system characteristic impedance 
down to a level that allows high pow er devices to be 
load-pulled quite easily.
II. B r o a d b a n d  Im p e d a n c e  T r a n s f o r m e r  A n a l y s is
To analyze the impedance transform er effect, consider 
the model o f Fig. 3 where a 100 W att device is connected 
to the load-pull measurement system via two impedance 
transformers (Klopfenstein Taper).
Klopfenstein Taper
100 Watt 
Device
gen
Input 50 Q Line
LP
oin nr
Emulated Load Plane
Load-PullLP
The power delivered into the emulated load at the 
device reference plane is limited by three important 
factors; the load-pull power amplifier capacity, the 
difference between the device optimum impedance and 
the characteristic impedance o f the measurement system, 
and finally the power rating o f the device itself.
The process o f  active load-pull involves injecting a 
phase coherent RF signal from the load-pull source (PLp) 
in order to balance the RF power generated by the device 
(Pgen) such that the required load is presented. The 
difference Pgen -  Plp will give the net power delivered 
(Pd) to the emulated load at the device reference plane.
The transformer effect on the load-pull power levels 
could be modeled and derived using the simple signal 
flow graph (SFG) o f  Fig. 4 below,
i
ii
-•ace j<t>s
Emulated Load Plane
Fig. 4. Lossless Impedance Transformer Signal Flow Graph 
(SFG) Representation on the Measurement System Load Side.
W here a s e ^ 8 represents the injected complex signal to
the transformer from the load-pull source, |T| is the 
impedance transformer reflection coefficient which is 
basically a measure o f  the transformation ratio, while 
|rLP|ej(^ a) is the load-pull reflection coefficient seen
by the device at the DUT plane (emulated load plane).
A formula [7] which relates the load pull power (PLp) 
to the impedance transformer reflection coefficient 
(|F| e j0 ) and the load-pull reflection coefficient ( | r LP| e J<l>) 
has been modified to include the load-pull reflection 
coefficient phase and the impedance transformer 
reflection coefficient phase,
P LP ~
PdlrLp|2 + lr l2 —2|rLP J|r| cos(< j>  -  0))
(i- ln.p|I2)1 (l- |rI2)1
(1)
Where,
(l) =  (t)b  - ( t>a
It’s clear from (1) that the load-pull power 
requirements depends on the relative difference between 
the load-pull reflection coefficient phase <|> and the phase 
o f  the impedance transformer reflection coefficient 0 .  
The minimum power occurs when <)> — 0 = 0 and the 
cosine term goes to 1.
Fig. 3. Impedance Transformation Representation for the 
active Load-Pull System
Therefore in order to minimize the load-pull power 
requirement it is essential to have0  = <|), which can be 
achieved by adding a length o f  the low impedance line or 
line-stretcher (the effect o f  this extra line could be 
removed using conventional TRL cal procedure). I f  this 
is not the case, the load-pull power requirem ent will 
increase as the angle <J> departs from  0 with the resultant 
load-pull power being obtained from (1).
To demonstrate the advantage o f  using the tapered 
impedance transformer, as quantified by (1), consider a 
100 W device with ideal optimum impedance Z opt =  (1.7- 
j2.55) Ohm. Without transformation, the required load- 
pull power needed to emulate the optimum load is 688W , 
and a high VSWR (>25). By incorporating a broadband 
impedance transformer with a ratio 50:7.15 and without 
using any line extension, the load-pull pow er requirem ent 
dramatically drops to 75 watt. If, in addition, a correcting 
length o f transmission line is placed between the device 
and the impedance transformer such that 0 = <|>, then only 
61 Watt o f load-pull power is required to em ulate the 
optimum load. The limitations and the advantage o f  using 
the impedance transformer are clarified on the Smith 
chart o f Fig. 5.
C2: 50-»7.15 With 
No Line Extension
N o  T r a n s f o r m a t i o n
W o r k in g  
x  A r e aClC 2
C 3
C3: 50-»7.15 With 
Line Extension
Fig.5. Load-pull power constraints for different 
transformation configuration. Each contour represent the 200W 
Plp limit, as computed by (1) for an ideal 100W device with 
Zopt=1.7-j2.55 Ohm
Note that C l contour is offset from the real axis due to 
the fact that the system load-pull contours are function o f  
the device load-pull contours itself. Therefore when the 
optimum load is complex the system load-pull contours 
will follow that complex position on the Smith Chart.
C2 contour represents the system load-pull power 
constraint when the transformer is inserted between the 
DUT and the 50 Ohm system. Again this contour has 
been rotated due to the complex optimum load.
Finally C3 contour represents the system power 
constraints after inserting a length o f  transm ission line
between the DUT and the low impedance side o f the 
impedance transformer. In this particular case, since 
<|>-0 is only 2.3° (see Fig. 7), the addition o f the line 
extension only has a minor effect.
Selecting the impedance transformation ratio is rather 
critical. A high transformation ratio requires the 
transformer to be physically very long and thus possess 
significant transmission losses. Also for a device with 
unknown optimum impedance, going for high
transformation ratio can reduce the area o f  Smith chart 
which could be scanned using the available load-pull 
power. Therefore an optimisation process is necessary to 
find the optimum transformation ratio. One solution is to 
do a coarse scan around Smith chart with no impedance 
transformer present to identify in which quarter the 
optimum lay, based on that a proper impedance 
transformer with or without line stretcher could be 
designed.
A Klopfenstein taper [6] has been used as a basis o f the 
design for the broadband impedance transformers. This 
type o f transformer delivers optimum performance in the 
sense that for a given taper length it has the minimum 
magnitude o f  input reflection coefficient throughout the 
pass band, while for a specified magnitude o f the 
reflection coefficient it produces a minimum length. 
Consequently, an impedance taper has been realised 
which produces a measured transformation ratio o f 
50:7.15 over a 1-12 GHz bandwidth. Roger TMM4 board 
with 0.762 mm dielectric thickness has been used and the 
resulting taper length is 81 mm. The realised set-up 
consisting o f  the 100W device between two Klopfenstein 
tapers and the high-power bias-tee, attached to the output 
side, are depicted in Fig. 6.
Fig.6. High power test fixture suitable for measuring high 
power devices (>100 Watt)
IV. Ex pe r im e n t a l  Re su l t s
Using a fundamental frequency o f  2.135 GHz, the 
system as shown in Fig. 1 was calibrated using a two-tier 
approach [8]. This involved firstly a calibration up to the 
coaxial reference plane o f  the system, and then additional 
TRL calibration to move the reference plane up to the 
DUT plane. Utilising the transformer, a 100W Motorola
1 0 0  W a tt  L D M O S  H ig h  P o w e r
T r a n s i s t o r  B ia s - te e
K lo p f e n s t e in  I m p e d a n c e  H ig h  P o w e r
T r a n s f o r m e r s  T e s t  F ix tu r e
(Freescale) LDMOS device (Fig. 6) was biased at 
Vgs=3.85V and VDS=28V (1^=1 A).
Following a comprehensive load-pull measurement 
and generation o f  contours o f  constant powers, (Fig.7), 
the optimum load was found to be (1.643-j3.562) Cl at 
the DUT reference plane which shows good agreement 
with the optimum device impedance provided by the 
device data sheet (1.7-j2.55)Q.
Equivalent 
sweep area in a 
50 Cl System
Impedance
sweep area in a 
7.150 System
Fig.7. Load-pull power contours in dBm for a 100W device 
with Optimum impedance of 1.643 - j3.562 Ohm with Z0=7.15 
ohms
The measured optimum impedance and the data sheet 
value differ slightly in terms o f  a small phase shift, which 
is probably due to a small difference (0.44mm) between 
the reference planes o f  the test-fixtures used.
W hilst maintaining a constant optimum load, the input 
power was swept with resulting measurements shown in 
Fig.8.
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Fig.8. Measured Pout, Efficiency and Gain vs Pin when 
load-pull to its optimum load thus delivering over lOOWatts
The system was able to load-pull the device at the 
optimum impedance, up to a maximum device output
power o f  101.45W. By incorporation o f the taper into 
the measurement system only a load-pull source output 
power o f  120.22 Watt, hence VSW R <10, was required 
to generate the necessary optimum low impedance (1.643 
- j3.562 Ohms). This includes the constraint that in order 
to emulate the optimum load the active load-pull system 
had to also overcome a 1.2 dB o f  loss between the DUT 
and the load-pull amplifier.
V . C o n c l u sio n
A novel, high-power, active harmonic waveform/time- 
domain measurement system, incorporating harmonic 
load pull is presented, allowing for the first time 
comprehensive device characterisations and 
optimisations at the high power levels relevant to base- 
station PA applications. This system has been 
successfully characterised a 100W LDMOS device whilst 
using only 120 W o f load-pull power. The nature o f the 
measurement system enables multiple harmonic load-pull 
and consequently accurate measurement o f the voltage 
and current waveforms at the device plane
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Active Harmonic Load-Pull System for Characterizing Highly 
Mismatched High Power Transistors
Zaid Aboush, Jonathan Lees, Johannes Benedikt and Paul Tasker 
Cardiff School of Engineering, Cardiff University, Cardiff, CF24 OYF, UK. E-mail: AboushZ@cf.ac.uk
Abstract — High-power devices (>30W) require low load 
impedances (<5fl) for optimum power performance. In 
presenting the necessary fundamental and harmonic impedances, 
traditional passive load-pull systems are restricted by inherent 
system losses. Active load-pull can compensate for this problem, 
but unfortunately does not scale well with high power 
applications. This paper presents a novel solution allowing 
harmonic load-pull characterization of high-power devices. 
Broadband impedance transformers allow the necessary load- 
pull power to be dramatically reduced whilst maintaining the 
accuracy and integrity of measured waveforms. This approach 
has been successfully demonstrated through the measurement of 
a 30W LDMOS device, where the required active load-pull power 
required to present the optimum load has been reduced from 
270W to 50W.
Index Terms — Load-pull, impedance matching, device 
characterization, impedance transformers, microwave and RF 
power amplifiers, voltage/current waveforms.
I. In t r o d u c t io n
Traditionally, mechanical tuners are used to identify 
optimum loads for efficiency, linearity, and output power. 
These passive systems suffer from one major problem 
however; any losses introduced between the Device Under 
Test (DUT) and the load-pull system will reduce the range o f  
load impedances that can be realized. This is especially true 
for highly reflective loads, and is exacerbated when extending 
the passive load-pull concept to harmonic frequencies. For this 
reason, it is important that the load-pull tuners are placed as 
close to the DUT as possible.
Harmonic tuning can be accomplished in a number o f  
ways: One method [1] involves the use o f  a triplexer between 
the DUT and fundamental tuner, allowing the remaining two 
ports to be used for the second and third harmonic tuning. The 
disadvantage o f this method is the additional loss o f  the 
triplexer, which reduces the impedance range that can be 
realized at harmonic frequencies. A second method [2] uses a 
“harmonic rejection tuner” between the DUT and the 
fundamental tuner which minimizes any losses at harmonic 
frequencies. The disadvantage o f  this method is the resulting 
reflection coefficients at the harmonic frequencies can only be 
varied in phase and not magnitude. This effectively prevents 
investigations into harmonic phase related device behavior, 
such as low reflection coefficients due to lossy device output 
capacitance.
Active load-pull systems, similar to that proposed by 
Takayama[3], avoid this limitation by actively compensating
for any losses introduced between the DUT and the load-pull 
system, allowing any Smith chart impedance to be realized. 
There is however a fundamental problem associated with the 
implementation o f  the active load-pull systems: Due to the 
large impedance differential between the device optimum 
impedance (typically<5Q) and the characteristic impedance of 
the measurement systems (500), active load-pull systems do 
not scale well to high power levels.
This paper presents a simple yet novel solution that 
overcomes these limitations through the use o f  broadband 
impedance transformers. The transformation o f  “relevant” 
harmonic frequencies to lower impedances maintains the 
overall shape and integrity o f  the voltage and current 
waveforms that exist at the device plane. The transformers are 
resonance free and can be fully calibrated using standard TRL 
calibration.
II. Im p e d a n c e  M ism a tc h  Co n sid e r a t io n
To analyze the mismatch problem, a 100W device had been 
chosen to help highlight the underlying problem. Consider the 
scenario shown in Fig.l where a 100W DUT is modeled as a 
simple 20 V rms voltage source in series with a 1 Ohm 
resistor.
( 100Watt\_ P9en _
^ev'ce m 
1 £2 f ~ i  5 0  O h m  L in e  l O » ~
2 0 ^ '  ^  T f ii
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d , Load-Pull I
E m u l a t e d  L o a d  P l a n e
F ig.l. Impedance Mismatch Representation for the Active Load 
Pull System
The power delivered into the emulated load depends on 
three constraints; the maximum power delivered by the load- 
pull amplifiers, the difference between the device optimum 
impedance and the characteristic impedance o f  the 
measurement system, and finally the output power rating o f 
the device itself.
Whilst performing the load-pull actively on the power 
transistor, a phase coherent RF signal has to be injected from
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the load-pull source (P^), to balance the RF power wave 
generated by the device (Pgc„). The ratio of these power waves 
relates to the load-pull reflection coefficient, while the 
difference determines the power delivered by the device to the 
emulated load (Pd)[5].
Pl p =-
Pd r LP
i -  r,
(i)
LP
In order to emulate 1 Ohm impedance at the device 
reference plane the load pull source has to deliver 1200W to 
the device (1). This level o f  power is prohibitively large and 
can create a large VSWR that can damage the system. Hence 
an alternative solution is required to bring the load pull power 
level down to a reasonable level.
III. B r o a d ba n d  Im ped a n c e  Tr a n sf o r m e r  S o l u t io n
The solution to this problem is to reduce the impedance 
difference, which can be achieved either by reducing the 
impedance environment of the entire measurement system, i.e. 
using couplers, bias tee, etc. with a non 50 ohm characteristic 
impedance, or by inserting impedance transforming networks 
between the DUT and the measurement system. For the first 
solution, working with 10 Ohm system would be preferred, 
however the design o f  the couplers, bias tee, etc to meet the 
increasing current demands is very challenging. Therefore the 
utilization o f the impedance transformer just before the DUT 
is the more practical solution.
Emulated Load 
Plane
100 Watt 
Device
gen
Input 50 Q Line
20 V
LP
a.o-
Load-Pullj
LP
Fig. 2. Impedance Transformation Representation for the active 
Load-Pull System
To realize the impact of the impedance transformer consider 
the model shown in Fig. 2 above, here the device is connected 
to the measurement system via the broadband impedance 
transformer. Based on the model above, the effect of 
introducing the impedance transformer can be modeled with 
the simple signal flow graph shown, consequently the load- 
pull behavior of the system is modified as follows
P, = a ? - b ?
bL=raL+1/H rf
Also
(2)
(3)
(4)
Solving for (2,3,4) it is very easy to show that the Load-Pull 
power is defined as
p l p  -  a s -
pd I rLp - r I
('- lrLP 12 ) (>- II2)
(5)
It is clear from (5) that the effect of the impedance 
transformer is much stronger on the numerator than the 
denominator which leads to a reduced load-pull power 
requirement. It’s important to mention that optimum power 
requires <fi( T^) = <p( T  ) which could be achieved by simply 
adding a length of the low impedance line.
For a 100 watt device with 1 Ohm optimum impedance (5) 
could be used to plot the load-pull power requirement against 
the load-pull reflection coefficient for various impedance 
transformation ratios this is shown in Fig. 3.
Fig. 3. Load-Pull Power vs. Load-Pull reflection Coefficient for 
Different Impedance Transformation Ratios along the Loci of Popt 
Which in This Case the Real Axis
Note that the load-pull reflection coefficient extremes of 
Fig.3 are not defined by (5) as the ratio 0/0 can only be solved 
by considering the voltages and currents at these points.
For the same device another curve which relates the 
required load-pull power to the impedance transformation 
ratio at a fixed load-pull reflection coefficient is shown in Fig. 
4.
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Fig.4 Load-Puli Power Requirement vs. Impedance 
Transformation Ratio for a 100W lOhm Optimum Impedance 
Device
This in turn could be plotted on a smith chart to showing 
how big an area can be covered for a given transformation 
ratio assuming for the maximum power delivered by the load- 
pull amplifiers Plp=200W, as shown in Fig.5.
During the design o f  the broadband impedance transformer 
the Klopfenstein taper [6] has shown the optimum 
performance in the sense that for a given taper length it has the 
minimum magnitude o f input reflection coefficient throughout 
the pass band. Additionally, for a specified tolerance for the 
magnitude o f  the reflection coefficient the taper has shown to 
produce a minimum length. Consequently, a Klopfenstein 
impedance taper has been realised on site producing a 
measured transformation ratio of 50:9.47 over a 1-12 GHz 
bandwidth. For the realisation a Roger TMM4 board with
0.762 mm thickness has been used. The resulting taper length 
is 77 mm.
IV. M e a su r em en t  S y stem  S etup
Fig. 6 illustrates the block diagram o f a measurement 
system combining time domain waveform measurements and 
active load-pull developed over the past few years at Cardiff 
University[7,8], modified to incorporate the impedance 
transformers.
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Fig.5. Load-Pull Power Constraints for Different Transformation 
Ratios, Each Contour Represent the 200W Limit
The impedance transformation ratio decision is not a 
straight forward task, e.g. for a 100W device with 1 Ohm 
optimum impedance a 50:1 transformer might be possible but 
impractical because then the transformer has to be very long 
which lead to increase the transmission losses by the time the 
signal reaches the device reference plane it can loose up to -3 
dB o f its strength. Therefore an optimisation process is 
necessary to find the optimum transformation ratio.
Another important issue, due to the fact that the impedance 
transformer works only on transforming real impedances then 
if the device optimum impedance does not lay on the real axis 
o f the smith chart (typically it won’t) then the load-pull power 
requirement will increase by the amount the optimum point 
depart from the real axis.
Fig. 6. Active Load-Pull Measurement System Including the 
Impedance Transformer
The two channels MTA is used to measure the absolute 
incident and reflected waveforms on the device input and 
output ports, the synthesized sweeper is used as a signal 
generator, while the active load-pull system comprises a set of 
signal generators at multiple frequencies which could be set 
using a CAD program. To perform load-pull measurements at 
high power levels a 200 W power amplifier is used to drive 
the fundamental path. Apart from the DUT, the characteristic 
impedance o f  the system is 50 Ohm.
The system was calibrated (1.8-11 GHz) in 2 steps. First a 
calibration had been performed up to the coaxial reference of 
the system. In the second step a TRL calibration has been 
performed to move the reference plane up to the DUT.
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V. Ex per im en ta l  R e su l t s
Utilising the transformer a 30W LDMOS transistor 
(PHILIPS ILSG4-4) was load-pulled at 1.8 GHz under class 
AB operation. The transistor was biased at VGS=3.5V and 
Vds=25V.
Following a comprehensive load-pull measurement and 
generation of contours of constant power, (Fig.7), the 
optimum load was found to be Zopt=(1.74 - j3.25) Q at the 
DUT reference plane which shows good agreement with the 
optimum device impedance provided by the device data sheet 
(1.31-j3.28) O.
Fig.7. Load-pull Power Contours in dBm for a 30W Device 
with Optimum Impedance of 1.74-j3.25 Ohm
Whilst maintaining a constant optimum load, the input 
power was swept with resulting measurements shown in Fig.8. 
The maximum output power is 23W for which only a load- 
pull power of Plp=32W was sufficient.
50
4512
4010 -
- 35
c(50 30
25
G ain  
„ * 20 Pout
E ff ic ie n c y  1 5  
Plp
31 3319 21 23 25 27 29
P in  (dB m )
Fig.8. Pin vs Pout, P^, Efficiency, and Gain.
VI. Co n c lusion
The novel active load-pull system presented in this paper 
has shown the ability to reduce the load-pull power 
requirement significantly; utilizing the broadband impedance 
transformer allowing to synthesize any impedance at any 
frequency at the DUT plane with an acceptable active load- 
pull power requirement. The resulting reduction in the 
required maximum power delivered by the load-pull (PLp max) 
has clearly demonstrated on a 30W LDMOS device.
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Abstract: Packaging is crucial factor in maximizing the RF power transistors 
performance. Since the RF power device is the most expensive component within a 
high-power amplifier there is a substantial market pressure to reduce the cost of the 
transistor and its packaging. This paper presents a novel packaging technology which 
uses the high-frequency laminates as a base material replacing the currently dominant 
ceramic packages.
1. In t r o d u c t io n
For many years ceramic packages [1], [2] have been used to house the RF power 
transistors, due to its good thermal and electrical performance this kind of packages 
managed to fulfil the performance and reliability demands on RF power transistors. 
However, the resulting costs per package comprise a significant part of the overall price 
of the high-power transistor, hence, numerous developments have been undertaken in 
the past to develop more cost-effective packaging.
This paper presents a novel packaging technology suitable for high power 
applications (>30 Watts). The new package is based on high-frequency laminates, 
allowing for parallel simultaneous processing of several hundreds of packages, hence 
reducing the price per package. In addition, the employed printing board technology has 
low tooling costs making it viable for smaller markets.
2. Pa c k a g e  D e sc r ipt io n
The employed laminates are ceramic-filled PTFE composites, which provide an 
excellent dielectric constant, thermal expansion and mechanical stability over a wide 
temperature range of -55 to 250 C°. These specifications make this board very suitable 
for high power applications. The package technology is demonstrated on a 30 Watt 
package design for LDMOS devices and is shown in Fig. 1.
The new package consists of gold plated copper heat sink with 1 mm thickness, a 
laminate frame which has been cut using laser technology to form a laminate ring which 
isolates the input and output leads from the electrically conductive heat sink. The 
laminate structure is bonded to the heat sink using FR4 film. For environmental 
protection, the package is capped with a lid made of the same laminate material (or any 
other suitable material) which in turn glued to the laminate ring and the input and output 
leads. The gold plated copper leads thickness is 100 ///w, based on the die thickness the 
laminate thickness could be chosen to mate the die accordingly to reduce the required 
bond wire length.
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Fig. 1: HFSS Representation for 30 Watt LDMOS Package Structure.
3. EM S i m u l a t i o n
For the first evaluation o f  the novel package, EM simulations have been carried out. 
To examine the package electrical performance, a small section o f  the package o f  Fig. 1 
has been selected which represents either I/O ports o f the package, this package section 
is shown in Fig.2 below. HFSS simulator was used to simulate the package RF 
behaviour, the package port response is shown in Fig.2 below,
0.0
—0.2-10-
-0.4
T>
-30- ■0.6
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- 1.2-60-
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Fig. 2: HFSS Simulation on One Port Package Using R03003 (635 /im) Laminate.
At 2.1 GHz the package EM simulation shows -45 dB return loss and -0.1 dB 
insertion loss normalised to 15 Ohm I/O port characteristic impedance, this response 
makes it a very effective package suitable for the next generation UMTS systems.
To improve the electrical performance beyond 5 GHz different laminate materials 
and dielectric thicknesses could be used to extend the electrical performance to higher 
frequency ranges.
3 0 W  L D M O S  P a c k a g e
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4. T h e r m a l  A n a l y s i s
To analyze the thermal effect in the package consider the package o f  F ig.l, where 
the high power transistor die will be attached to the copper heat sink directly but due to 
the fact that the die temperature is concentrated on the die top surface therefore some of 
the heat will flow inside the package including the laminate and the lid. Therefore a 
good heat sink should be provided underneath the package to dissipate as much as 
possible o f  the excessive heat generated by the active device. For LDMOS device 125 
C° is specified as the transistor operating temperature while 200 C° is considered to be 
the limit where the transistor junction will breakdown.
Therefore 200 C° has been chosen for simulation to represent the worse case 
scenario. The model o f  Fig.l was simulated for its thermal behaviour, in order to 
observe the package thermal capabilities two thermal simulations had been performed 
one without the heat sink and another with the heat sink underneath the device. Fig.3a ,b 
shows the simulation results respectively.
Fig. 3: High Power Package Thermal Simulation Results a. no Heat Sink Underneath 
the Device, b. Heat Sink Available Under the Whole Package.
The thermal resistance (Rth) for the package copper heat sink can be estimated [3] 
using R,h=L/A-£ where L is the heat sink thickness (1 mm), A is the die area 
(1.15X4.55 mm) and k is the copper thermal conductivity (390 W/m-K), which gives 
Rth= 0.49 °C/W. Applying the same formula to a typical ceramic package, which uses a 
copper tungsten CuW alloy for the heat sink, gives Rth=0.77 °C/W. For this calculation 
o f a thermal conductivity k = 250 W/m-K was used, which is the highest thermal 
conductivity for this kind o f  alloys.
Conclusively, the new laminate-based package reduces the thermal resistivity by 
approximately 35% compared to the currently utilised ceramic packages.
5. M e a s u r e m e n t  R e s u l t s
The package shown in Fig.l has been manufactured by Labtech Ltd UK using 
R03003 laminate and the lid was made o f  FR4 material, a 30 Watt Philips LDMOS 
device (PHILIPS ILSG4-4) was then mounted and measured. The transistor was load- 
pulled [4] at 2.1 GHz under class AB operation with VGs=3.2V and VDs=20V.
Following a comprehensive search for the optimum load impedance, it’s found to be 
Zop,= 1.6-j4.7 Ohm which is very close to the specified manufacturer optimum load 
(1.31 -J3.28 Ohm), hence confirming the good RF performance obtained from the EM
.1 4t?e*002
.5 4??e*oai
a^mp (Catenas'
2 000^002
I 3 958e»(*l 2500**»l
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simulations. W hile maintaining the same optimum load impedance an input power 
sweep had been performed while measuring the transistor output power, efficiency and 
gain, the results are shown in F ig.5.a below. The same measurement procedures applied 
on the same device packaged using Alumina Philips package (Fig. 3.b); the optimum 
load for this packaged device was found to be 1.479-J4.19 Ohm.
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Fig 5. Pin Vs Pout, Gain and Efficiency at VGs=3.2V, V DS=20V, a. Novel Labtech 
Packaged D evice, b. Philips Packaged Device.
Comparison with the measurements obtained from same device mounted into a 
ceramic package show similar results with the small difference in gain and efficiency 
being attributable to the difference in DC drain currents, approximately 200mA, 
between the measurements.
6. C o n c l u s io n
A novel low cost high power package design, simulation and measurement are 
presented in this paper. The new package offers significant cost savings compared to 
conventional ceramic models while maintaining an excellent electrical and thermal 
performance.
A c k n o w l e d g e m e n t
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HIGH POWER HARMONIC ACTIVE LOAD-PULL USING 
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Abstract: This paper presents a novel solution for the load-pull measurement of highly 
mismatched power transistors by means of using a broadband impedance transformer. This 
technique enables the power requirements of active load-pull systems necessary to synthesize 
load impedances at the device reference plane to be reduced significantly compared to the 
mismatched system.
1. INTRODUCTION
Historically, mechanical tuners are used to vary the load in order to identify 
values for optimum efficiency, linearity, and output power. However these systems 
suffer a major problem: any losses introduced between the device under test (DUT) and 
the load-pull system reduce the range of load impedances that can be synthesized 
especially at highly reflective loads. Active load-pull systems, similar to that proposed 
by Takayama1'1, avoid this limitation by actively compensating for any losses 
introduced between the DUT and the load-pull system, therefore any impedance could 
be set on the smith chart.
A fundamental problem associated with the implementation of the active load- 
pull systems is that they don't scale well to higher power levels. This is due to the large 
impedance difference between the optimum impedance required by high power devices 
(sub 10 Ohms) and the characteristic impedance of the measurement systems (50 
Ohms). In order to overcome the above limitations, we propose a solution, which uses a 
broadband impedance transformer to cover several harmonics present in UMTS 
systems, which operate at 2.1 GHz. The integration of this transformer into active load- 
pull measurement systems enables the characterisation of higher power devices, from 
30 W up to 100 W devices, into highly reflective loads.
As illustrated in this paper, the impedance transformer can reduce drastically the 
power levels required from the active load-pull system, furthermore injecting power 
through the impedance transformer can reduce the risk of damaging the device due to 
the poor phase control in the high power mismatched system.
2. EXPLANATION OF PROBLEM
To analyze the mismatch problem, it is important to realize that the power 
delivered into a load depends on three limitations; the maximum power delivered by the 
load-pull amplifiers, the difference between the device optimum impedance and the 
characteristic impedance of the measurement system, and the output power rating of the 
device itself. While performing the load-pull actively on the power transistor, an RF
0-7803-8246-1/04/$20.00 ©2004 IEEE. 145
signal has to be injected from the load-pull source (Plp), at the same time an apparent 
RF signal is generated by the device (PgCn)> the ratio of these powers relate to the load- 
pull reflection coefficient, while the difference determines the power-delivered to the 
load (Pd). This implies
P = P - P  |r  I2- ^lp
d ■“  LP But, I Lpl “ p1 gen
Hence
p  p * ir * r
""i-lrJ1 0)
Rearranging
lr  l2 =  _
1 Lp| p  + pd Lp (2)
In order to visualize the problem, the scenario shown in Fig. 1 has been 
investigated, in which the device under test is a 20 V(rms) voltage source in series with 
a 1 Ohm resistor -this is a simple representation of a 100 W transistor with an optimum 
load impedance of 1 Ohm. The 50 Ohm characteristic impedance of the system, 
represented by a 50 Ohm line, creates a highly mismatched standing wave.
100 Watt
1 Ohm{ 
20
DUT
1300 W
gen.
50 Ohm Transmission Line
PLP 1200 W
P(0adPuli
Fig.l Impedance Mismatch Representation for the Active Load Pull System
This has also been implemented in ADS. The ADS simulation is then used to 
calculate the active load-pull power required to achieve different reflection coefficient. 
The simulation results in Fig. 2.a represent the active load-pull requirements (Plp) in the 
form of constant power contours. (Note: the variation of the power delivered to the load 
(Pd) as a function of fi.p is directly taken into account), Fig 2.b illustrates the required 
load-pull power as a function of the load-pull reflection coefficient along the real axis.
As it can be observed only 2 watts are required to emulate an open (high 
impedance). However, to present 1 Ohm impedance at the device reference plane the 
load pull system has to deliver 1200 Watts. Hence the apparent generated power 
required when delivering 100W power to the load is 1300W. Hence it can be seen that 
the power requirement on the load pull system in this configuration are significant.
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Fig. 2 a. Active Load-Pull Power Requirement Contours for a 100 W, lOhm source in a 50 
Ohm Environment, b. Load-Pull Power as a Function of the Load-PuIl Reflection Coefficient
3. BROADBAND IMPEDANCE EFFECT
Clearly, the power levels required from an active load-pull within a highly 
mismatched system can become prohibitive. The solution to this problem is to reduce 
the impedance difference, which can be achieved either by reducing the impedance 
environment of the entire measurement system, i.e. using couplers, bias tee, etc. with a 
non 50 Ohm characteristic impedance, or by inserting impedance transforming network 
between the DUT and the measurement system. For the first solution (i.e for a non 50 
Ohm system), working with 10 Ohm system would be preferred, however, the design of 
the couplers, bias tee, etc to meet the increasing current demands is very challenging. 
Therefore the utilization of the impedance transformer just before the DUT is more 
practical.
However, this impedance transformer needs to match the whole bandwidth of 
the measurement system to allow for calibration (in fact the broadband impedance will 
provide a resonance free environment which make the calibration possible at the whole 
bandwidth). TRL calibration could be used to calibrate the system at the device 
reference plane.
For a 100 Watt rated power device, 1 Ohm optimum load impedance is quite 
normal. Practically to transform 50 Ohm impedance into 1 Ohm with a good input 
reflection coefficient, the transformer will then become long and wide, therefore a 
compromise is necessary. Depending on the application and for the purpose of 
illustration an ideal 10 to 50 Ohm impedance transformer is introduced in this paper in 
combination with a 100 Watt, 1 Ohm device.
Again, the layout of Fig. 3 has then been modelled using ADS (the same DUT as 
in Fig. 1), the simulations revealed a significant improvement in the amount of power 
required to load-pull this lOhm device. Loci of the required active load-pull power in 
the form of constant power contours are shown in Fig. 4.
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Fig. 3 Impedance Transformation representation for the Active Load-Pull System
13.1 W
10.SW
103 Wj
190 W
Fig. 4 Load-pull power contours for a 1 Ohm device after using impedance transformer
Notice the impedance transformer has lowered the load-pull power requirement to 
obtain 1 Ohm load from 1200 Watts to only 190 Watts (i.e. 84% power reduction). On 
the other hand the load-pull power required to achieve an open (high impedance) has 
increased from only 2 Watts to 10.5 Watts (which what we expect).
4. BROADBAND IMPEDANCE TRANSFORMER
To realize the experiment practically, Klopfenstein taper impedance transformer 
which is based on Fourier transform analysis has been designed141. Among the various 
methods of designing broadband impedance transformer using tapered lines the 
Klopfenstein taper has shown to have the optimum performance in the sense that for a 
given taper length it has the minimum magnitude of the input reflection coefficient 
throughout the pass band, on the other hand for a specified tolerance of reflection 
coefficient magnitude the taper has the minimum length. The taper final shape is shown 
in Fig 5 below
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Fig.5 Broadband Impedance Transformer Layout
Putting the matching network into ADS Simulator results in the response shown 
in Fig. 6. In this case port 1 reference impedance is set to 10 H and port 2 reference 
impedance is set to 50 O.
0.0-
-10-
-15-
-0.8-
-1.0--»-
2 120 64 1012
Fig. 6 Broadband Impedance Transformer Response
The transformer has managed to transform 50 to 10 Ohm over a large bandwidth 
with maximum -15 dB return loss and -0.6 dB insertion loss at 10 GHz. For a lossy 
transformer like the one shown above, the load-pull power requirements to present a 1 
Ohm into the system of Fig.3 will increase slightly from 190 to 199 Watt.
5. SYSTEM DESCRIPTION
Fig. 7 illustrates the block diagram of a measurement system combining time 
domain waveform measurements and harmonic active load-pull developed over the past 
few years at Cardiff University121, modified to incorporate the impedance transformers. 
The two channel MTA is used to measure the absolute incident and reflected waveforms 
on the device input and output ports, the synthesized sweeper is used as a signal 
generator, while the active load-pull system comprises a set of signal generators at 
multiple frequencies which could be set using a CAD program. To perform load-pull 
measurements at high power levels a 200 W power amplifier is used to drive the 
fundamental path while 20 W power amplifiers are used to drive the harmonic 
frequencies paths. A high power bias-tee has also been developed at Cardiff University 
Centre for High Frequency Engineering131 Apart from the DUT, the characteristic 
impedance of the system is 50 Ohm.
Impedance
Transformers^
Couplw
Portl Porta
riscl
2mMTA
Fig.7 Active Load-Pull Measurement System
6. CONCLUSION
The novel active load-pull system proposed in this paper has shown the ability to 
reduce the load-pull power requirement significantly; this is due to the broadband 
impedance transformer. Such a system should be able to synthesize any impedance at 
any frequency at the DUT plane with an acceptable active load-pull power requirement.
Future work will involve realizing the system practically and doing the 
necessary measurements.
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Compact, Narrow Bandwidth, Lumped 
Element Bandstop Resonators
Zaid Aboush and Adrian Porch
Abstract—This letter describes the design and simulation of 
novel, highly compact, lumped element bandstop resonators. 
The resonators are fabricated using copper microstrip lines, 
with resonant frequencies around 5 GHz but with areas of only 
1.075 mm X 1.275 mm. Each resonator consists of 8 interdigital 
capacitive fingers in parallel with a straight line inductor. The 
new design offers at least a 40% size reduction compared with 
similar resonators [1], [2]. Furthermore, adjustment of the input 
and output feed line geometries enables resonator tuning at the 
design stage over a bandwidth of approximately 100 MHz. The 
measured characteristics show good agreement with the simu­
lated responses. Ultimate performance of this type of bandstop 
resonator is achieved using superconducting thin films, and to 
conclude a 20-finger, superconducting resonator (of area 1 mm x 
0.41 nun) is described and simulated.
Index Terms—Bandstop resonators, interdigital capacitance, 
lumped element devices, superconductivity.
Circuit A 1.075 mm
Circuit B
0.25 mm— ►] |4— — ►! |4— 0.075
1.575 mm
I. In t r o d u c t io n
M OBILE communication systems have always dem anded compact, high performance filters. Due to the large (and 
thus expensive) bandwidth required by 3G system s, there is an 
increased need for narrower bandpass and bandstop filters that 
use the allocated bandwidth more effectively. This letter de­
scribes efficient design and measurem ents o f a bandstop res­
onator using a lumped element circuit w ith an extrem ely narrow 
stopband with very high insertion loss. It is possible to adjust its 
resonant frequency simply by changing the configuration o f the 
input and output ports. The new structure is based on the design 
reported in [1], [2] but uses copper instead o f  superconductor 
to validate the concepts experimentally; an analogous structure 
using superconducting materials has been designed and sim u­
lated, and this is discussed at the end o f the letter.
II. D e sig n  a n d  M o d e l in g  o f  t h e  R e s o n a t o r  S t r u c t u r e
Consider the three distributed element, bandstop resonator 
circuits (A, B, and C) shown in Fig. 1. Circuit A is based on that 
presented in [1] while circuit B is derived from A but dem on­
strates that it is possible to obtain almost the same high quality 
response but at a lower frequency, without having to increase the 
geometrical size. Finally, C is a new circuit which has superior 
performance compared to the circuits A and B. A single section 
of this new resonator circuit C offers a combination o f excellent
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P o r t  1
P o r t  2
Fig. 1. Schematic layouts of the bandstop resonators (circuit A) proposed in 
[1], (B) adapted from (A), and the new circuit (C).
response, size reduction and low frequency for a given device 
area.
Frequency domain simulation using ADS Momentum yields 
a resonant frequency o f circuit A o f 10.2 GHz (assuming RT 
Duroid RO3010 circuit board with a dielectric constant o f 10.2, 
dielectric thickness o f 635 /zm and copper thickness o f 35 /tm). 
By moving the central inductor to the resonator edge and dou­
bling the capacitance (as in circuit B) the simulated resonant 
frequency decreases to 7.3 GHz.
The new circuit C uses the same geom etry as circuit B but 
with a different configuration o f input and output ports. Circuit 
C can be implemented into a bandstop filter using the layout 
shown in Fig. 2(a), from which the exact equivalent lumped el­
em ent circuit o f Fig. 2(b) can be deduced. W here L  is the edge 
line inductance [3], C  is the capacitance o f the interdigital fin­
gers [4], L \  is the inductance o f the short circuit ends of the 
interdigital fingers [5] and C \ is the total capacitance to ground.
in. D e v ic e  F a b r ic a t io n , S im u l a t io n  a n d  M e a su r e m e n t
The circuits A, B, and C shown in Fig. 1 have been fabricated 
from RT Duroid RO3010 circuit board specified above using
1531-1309/$20.00 © 2005 IEEE
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Fig. 2. (a) New resonator configuration, (b) Exact equivalent circuit of circuit 
C of Fig. 1.
standard photolithography followed by w et etching. These 
structures have been grounded to a brass block and SM A 
launchers have been used for the coax-to-m icrostrip transi­
tions at each port. M easurements o f  the S  param eters were 
performed in the frequency domain using an H P8510 vector 
network analyzer. A comparison of the m easured insertion 
losses I L  =  - 2 0  log |S 2\ | in the frequency dom ain for the 
three circuits A, B and C are shown in Fig. 3(a), w ith the data 
for circuit C compared with its simulation (using ADS) in 
Fig. 3(b). Although the insertion loss for circuit C is not as high 
as for A and B in its stopband, its bandwidth is m uch narrower 
and it suffers little from the asymmetric response observed for 
the other two circuits. The experimental and sim ulation results 
for circuit C agree very well with each other.
In these simulations, the measured dim ensions o f the feature 
sizes are used, which differ slightly from those designed owing 
to slight over-etching of the copper sheets during processing. 
The resonant frequency of circuit C can be tuned at the design 
stage by sliding port 1 along the first finger o f the interdigital ca­
pacitor. Simulation of this shows that up to 100 M Hz tuning o f 
the center frequency can be achieved without significant degra­
dation of the bandstop response.
IV. S im ulation  o f  a  S u p e r c o n d u c t in g  C ir c u it
The performance of the new circuit C, although promising, 
is limited by the finite surface resistance of the copper used for 
its conductors. To determine its ultimate performance, consider 
finally simulations of circuits A, B, and C when the conduc­
tors are replaced by 20-finger resonators made o f a supercon­
ducting thin films. A new simulation using niobium (Nb, tran­
sition temperature 9.2K) has been performed. Here the surface 
impedance [6], [7] is assumed to be (0.01 +  j2 .0 0 ) m fi at 5 GHz
- 5 -
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(a)
- 5 -
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— I - 1 0 -
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-20
2 5 8 101 3 4 6 7 9
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Fig. 3. (a) Measured results for the insertion loss in the frequency domain for
circuits A, B and C, and (b) comparison of the ADS simulation and measurement 
for circuit C.
and 4.2 K, the substrate thickness is 410 /xm and the dielectric 
constant is 9.6 (for magnesium oxide or sapphire substrates). 
The ADS sim ulator has been used to simulate circuits A, B, and 
C, where the simulation mesh frequency had been set to 20 GHz 
and the results are shown in Fig. 4. It can be seen that circuit C 
offers significant improvements com pared with circuits A and 
B, m ost notably a stopband rejection in excess o f 50 dB and a 
3 dB bandwidth o f around 90 MHz, making it a very effective 
bandstop filter.
V. C o n c l u s io n
In this letter, a new design o f bandstop filter has been 
discussed that improves upon the perform ance o f similar struc­
tures reported in the literature. By adjusting the configuration 
of the input and output ports it is possible to change the centre 
frequency by up to 100 MHz. The measured and simulated 
response in the frequency domain o f the new circuit agree 
very well when using copper for the circuit conductors, and an 
equivalent circuit for the circuit has been developed as a design
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Fig. 4. Simulated response of circuits A, B, and C when using thin films of Nb 
superconductors.
aid. Ultimate performance is obtained by replacing copper with 
superconducting thin films, allowing the num ber o f interdigitial 
capacitive fingers to be increased whilst preserving narrow 
bandwidth, low insertion loss either side o f the resonance and 
high insertion loss at resonance. The sim ulated results for the 
new circuit geometry using superconductors dem onstrate the 
effectiveness of the new circuit geometry, and further work is 
planned that will implement the new design using niobium  thin 
films.
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